A novel parallel deblocking filtering strategy for HEVC/H.265 based on GPU

被引:8
|
作者
Jiang, Wenbin [1 ]
Mei, Hongyan [1 ]
Lu, Feng [1 ]
Jin, Hai [1 ]
Yang, Laurence T. [2 ,3 ]
Luo, Bin [1 ]
Chi, Ye [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Serv Comp Technol & Syst Lab, Cluster & Grid Comp Lab, Wuhan 430074, Peoples R China
[2] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Cyber Phys Social Syst CPSS Lab, Wuhan 430074, Peoples R China
[3] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS, Canada
来源
关键词
deblocking; parallelization; HEVC/H.265; GPU; in-loop filtering; EFFICIENCY;
D O I
10.1002/cpe.3751
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The deblocking filter in high-efficiency video coding (HEVC) has huge computational complexity because of its high content-adaptive coding structure as well as high-definition. Parallelization for it based on massively parallel architectures such as graphics processing unit becomes an urgent demand. However, a large number of conditional branches and data dependencies severely hinder its efficient parallelization. In this paper, a novel parallel optimization strategy based on graphics processing unit is presented for concurrent deblocking in HEVC/H.265 standard to improve the parallel performance. First, by reducing various conditional branches, a normalization mechanism for instruction stream based on feature vector is proposed, which improves the efficiency of boundary strength computation dramatically. The idea can also be applied to edge discrimination. Second, a parallel mechanism based on an adaptive post-correction is presented to process vertical and horizontal edges filtering concurrently, which improves the processing speed obviously, while producing negligible quality loss. Experimental results show that the strategy presented outperforms the existing state-of-the-art method with accelerating factor up to 32. Copyright (C) 2016 John Wiley & Sons, Ltd.
引用
收藏
页码:4264 / 4276
页数:13
相关论文
共 50 条
  • [41] Hardware architectures for the H.265/HEVC discrete cosine transform
    Pastuszak, Grzegorz
    [J]. IET IMAGE PROCESSING, 2015, 9 (06) : 468 - 477
  • [42] Flexible Architecture Design for H.265/HEVC Inverse Transform
    Grzegorz Pastuszak
    [J]. Circuits, Systems, and Signal Processing, 2015, 34 : 1931 - 1945
  • [43] HEVC/H.265视频解决方案出炉
    王柳
    [J]. 软件和集成电路, 2014, (05) : 63 - 63
  • [44] Temporal Visual Masking for HEVC/H.265 Perceptual Optimization
    Adzic, Velibor
    Kalva, Hari
    Furht, Borko
    [J]. 2013 PICTURE CODING SYMPOSIUM (PCS), 2013, : 430 - 433
  • [45] Efficient burst image compression using H.265/HEVC
    Roodaki-Lavasani, Hoda
    Lainema, Jani
    [J]. MOBILE DEVICES AND MULTIMEDIA: ENABLING TECHNOLOGIES, ALGORITHMS, AND APPLICATIONS 2014, 2014, 9030
  • [46] Objectives and Performance of H.265/HEVC Video Coding Standard
    Burnik, Urban
    [J]. 2017 13TH INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES, SYSTEMS AND SERVICES IN TELECOMMUNICATIONS (TELSIKS), 2017, : 53 - 56
  • [47] Kvazaar: Open-Source HEVC/H.265 Encoder
    Viitanen, Marko
    Koivula, Ari
    Lemmetti, Ari
    Yla-Outinen, Arttu
    Vanne, Jamb
    Hamalainen, Timo D.
    [J]. MM'16: PROCEEDINGS OF THE 2016 ACM MULTIMEDIA CONFERENCE, 2016, : 1179 - 1182
  • [48] Flexible Architecture Design for H.265/HEVC Inverse Transform
    Pastuszak, Grzegorz
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2015, 34 (06) : 1931 - 1945
  • [49] A Fast Sample Adaptive Offset Algorithm for H.265/HEVC
    Zhou, Yan
    Chen, Zhenzhong
    [J]. ADVANCES IN MULTIMEDIA INFORMATION PROCESSING - PCM 2017, PT I, 2018, 10735 : 641 - 651
  • [50] A Drift Compensated Reversible Watermarking Scheme for H.265/HEVC
    Gaj, Sibaji
    Rana, Shuvendu
    Sur, Arijit
    Bora, Prabin Kumar
    [J]. 2016 IEEE 18TH INTERNATIONAL WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING (MMSP), 2016,