Architectural Aspects in Design and Analysis of SOT-based Memories

被引:0
|
作者
Bishnoi, Rajendra [1 ]
Ebrahimi, Mojtaba [1 ]
Oboril, Fabian [1 ]
Tahoori, Mehdi B. [1 ]
机构
[1] Karlsruhe Inst Technol, Chair Dependable Nano Comp, D-76021 Karlsruhe, Germany
关键词
ENERGY; SPINTRONICS; CIRCUIT; MRAM; RAM;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Magnetic Random Access Memory (MRAM) is a very promising emerging memory technology because of its various advantages such as non-volatility, high density and scalability. In particular, Spin Orbit Torque (SOT) MRAM is gaining interest as it comes along with all the benefits of its predecessor Spin Transfer Torque (STT) MRAM, but is supposed to eliminate some of its shortcomings. Especially the split of read and write paths in SOT-MRAM promises faster access times and lower energy consumption compared to STT-MRAM. In this work, we provide a very detailed analysis of SOT-MRAM at both circuit-and architecture-level. We present a detailed evaluation of performance and energy related parameters and compare the novel SOT-MRAM with several other memory technologies. Our architecture-level analysis shows that with a hybrid-combination of SRAM for the L1-cache and SOT-MRAM for the L2-cache the energy consumption can be reduced by 63% in average while the performance can be increased by 1%. In addition, the memory area is 43% lower compared to an SRAM-only configuration.
引用
收藏
页码:700 / 707
页数:8
相关论文
共 50 条
  • [1] Integrated SOT-based Receiver Module for TWDM-PON
    Hsu, Y.
    Wu, X. R.
    Wei, L. Y.
    Xu, K.
    Hsu, C. W.
    Sung, J. Y.
    Yeh, C. H.
    Tsang, H. K.
    Chow, C. W.
    2016 21ST OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC) HELD JOINTLY WITH 2016 INTERNATIONAL CONFERENCE ON PHOTONICS IN SWITCHING (PS), 2016,
  • [2] Hybrid CMOS/Magnetic Process Design Kit and SOT-based Non-volatile Standard Cell Architectures
    Di Pendina, Gregory
    Jabeur, Kotb
    Prenat, Guillaume
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 692 - 699
  • [3] ARCHITECTURAL TRADEOFFS IN THE DESIGN OF VLSI-BASED ASSOCIATIVE MEMORIES
    PARHAMI, B
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 36 (01): : 27 - 41
  • [4] Architectural design and performance aspects of developing applications based on middleware
    Schill, A
    Neumann, O
    Pohl, C
    Müller, T
    NEW DEVELOPMENTS IN DISTRIBUTED APPLICATIONS AND INTEROPERABLE SYSTEMS, 2001, 70 : 127 - 132
  • [5] Seismic Design Considerations for Architectural Design Aspects
    Korkmaz, Serra Zerrin
    ICONARP INTERNATIONAL JOURNAL OF ARCHITECTURE AND PLANNING, 2019, 7 (02): : 568 - 591
  • [6] The Security Aspects in Web-Based Architectural Design using SOA
    Shaikh, Asadullah
    Soomro, Aijaz
    Ali, Sheeraz
    Memon, Nasrullah
    INFORMATION VISUALIZATION, IV 2009, PROCEEDINGS, 2009, : 461 - +
  • [7] Methodological aspects of participatory architectural and landscape design
    Davydova, O., V
    INTERNATIONAL CONFERENCE ON CONSTRUCTION, ARCHITECTURE AND TECHNOSPHERE SAFETY (ICCATS 2018), 2018, 451
  • [8] Aspects of the integral teaching of structures and architectural design
    Blenkus, M.
    Krusec, T.
    STRUCTURES AND ARCHITECTURE: BRIDGING THE GAP AND CROSSING BORDERS, 2019, 1 : 577 - 584
  • [9] Aspects Of Architectural Design Using BIM Technologies
    Tikhonova, Oleksandra
    Selikhova, Yana
    Donenko, Vasyl
    Kulik, Mykhailo
    Frolov, Denys
    Iasechko, Maksym
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2022, 22 (01): : 85 - 92
  • [10] High-Performance Computing-in-Memory Architecture Using STT-/SOT-Based Series Triple-Level Cell MRAM
    Nehra, Vikas
    Prajapati, Sanjay
    Kumar, T. Nandha
    Kaushik, Brajesh Kumar
    IEEE TRANSACTIONS ON MAGNETICS, 2021, 57 (08)