ESD protection circuits with novel MOS-bounded diode structures

被引:0
|
作者
Ker, MD [1 ]
Chuang, CH [1 ]
机构
[1] Natl Chiao Tung Univ, Integrated Circuits & Syst Lab, Inst Elect, Hsinchu, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
On-chip ESD protection circuits realized with novel diode structures without the field-oxide boundary across the p/n junction are proposed. A PMOS (NMOS) is especially inserted into the diode structure to form the PMOS-bounded (NMOS-bounded) diode, which is used to block the field oxide isolation across the p/n junction in the diode structure. Without the field oxide boundary across the p/n junction of diode structure, the proposed PMOS-bounded and NMOS-bounded diodes can sustain much higher ESD stress, especially under the reverse-biased condition. Such PMOS-bounded and NMOS-bounded diodes are fully process-compatible to general CMOS processes without additional process modification or mask layers. The ESD protection circuits designed by such new diodes with different junction perimeters have been successfully verified in a 0.35-mum CMOS process.
引用
收藏
页码:533 / 536
页数:4
相关论文
共 50 条
  • [1] MOS-bounded diodes for on-chip ESD protection in deep submicron CMOS process
    Ker, MD
    Lin, KH
    Chuang, CH
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (03): : 429 - 436
  • [2] Novel diode-chain triggering SCR circuits for ESD protection
    Jang, SL
    Gau, MS
    Lin, JK
    SOLID-STATE ELECTRONICS, 2000, 44 (07) : 1297 - 1303
  • [3] MOS-bounded diodes for on-chip ESD protection in a 0.15-μm shallow-trench-isolation salicided CMOS process
    Ker, MD
    Lin, KH
    Chuang, CH
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 84 - 87
  • [4] MOS INTEGRATED CIRCUITS: IMPROVEMENTS OF THEIR ESD PROTECTION.
    Marchandeau, Rene
    Rountree, Robert N.
    Duvvury, Charvaka
    RGE, Revue Generale de l'Electricite, 1987, (02): : 25 - 28
  • [5] OPTIMIZED ESD PROTECTION CIRCUITS FOR HIGH-SPEED MOS VLSI
    FUJISHIN, E
    GARRETT, K
    LEVIS, MP
    MOTTA, RF
    HARTRANFT, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 594 - 596
  • [6] A Novel Bidirectional AlGaN/GaN ESD Protection Diode
    Yao, Bin
    Shi, Yijun
    Wang, Hongyue
    Xu, Xinbin
    Chen, Yiqiang
    He, Zhiyuan
    Xiao, Qingzhong
    Wang, Lei
    Lu, Guoguang
    Li, Hao
    Huang, Yun
    Zhang, Bo
    MICROMACHINES, 2022, 13 (01)
  • [7] Analysis of ESD Protection Circuits for High - Performance CMOS Structures
    Nicuta, Ana-Maria
    Costea-Beniuga, Oana
    Bicleanu, Paul Dumitru
    Bargan, Liliana
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE AND EXPOSITION ON ELECTRICAL AND POWER ENGINEERING (EPE 2012), 2012, : 713 - 716
  • [8] Novel Gate-Voltage-Bias Techniques for Gate-Coupled MOS (GCMOS) ESD Protection Circuits
    Lu, Guangyi
    Wang, Yuan
    Cao, Jian
    Jia, Song
    Zhang, Ganggang
    Zhang, Xing
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [9] Novel diode structures and ESD protection circuits in a 1.8-V 0.15-μm partially-depleted SOI salicided CMOS process
    Ker, MD
    Hung, KK
    Tang, HTH
    Huang, SC
    Chen, SS
    Wang, MC
    PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2001, : 91 - 96
  • [10] ESD protection for BiCMOS circuits
    Joshi, S
    Juliano, P
    Rosenblum, E
    Kaatz, G
    Kang, SM
    PROCEEDINGS OF THE 2000 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2000, : 218 - 221