共 50 条
- [1] A synthesizable IP core for DVB-S2 LDPC code decoding [J]. DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2005, : 100 - 105
- [2] LDPC Decoding and Code Design on Extrinsic Trees [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, VOLS 1- 4, 2009, : 2161 - 2165
- [3] IP: USB host controller core in synthesizable VHDL/Verilog [J]. ELECTRONIC ENGINEERING, 1997, 69 (844): : 25 - 25
- [5] LDPC Decoding of Constant Amplitude Multi-Code [J]. INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL, 2009, 12 (04): : 923 - 932
- [6] A reliability-aware LDPC code decoding algorithm [J]. 2007 IEEE 65TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6, 2007, : 1544 - 1548
- [7] Application of LDPC Code Decoding Algorithm in Digital Watermarking [J]. Automatic Control and Computer Sciences, 2022, 56 : 393 - 402
- [8] A high-speed transceiver architecture implementable as synthesizable IP core [J]. DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, : 46 - 51
- [9] Research on LDPC Code Decoding Algorithm Based on Scheduling Strategy [J]. PROCEEDINGS OF THE 28TH CHINESE CONTROL AND DECISION CONFERENCE (2016 CCDC), 2016, : 3816 - 3821