A synthesizable IP core for DVB-S2 LDPC code decoding

被引:53
|
作者
Kienle, F [1 ]
Brack, T [1 ]
Wehn, N [1 ]
机构
[1] Univ Kaiserslautern, Microelect Syst Design Res Grp, D-67663 Kaiserslautern, Germany
关键词
D O I
10.1109/DATE.2005.39
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The new standard for digital video broadcast DVB-S2 features Low-Density Parity-Check (LDPC) codes as their channel coding scheme. The codes are defined for various code rates with a block size of 64800 which allows a transmission close to the theoretical limits. The decoding of LDPC is an iterative process. For DVB-S2 about 300000 messages are processed and reordered in each of the 30 iterations. These huge data processing and storage requirements are a real challenge for the decoder hardware realization, which has to fulfill the specified throughput of 255MBit/s for base station applications. In this paper we will show, to the best of our knowledge, the first published IP LDPC decoder core for the DVB-S2 standard. We present a synthesizable IP block based on ST Microelectronics 0.13 mu m CMOS technology.
引用
收藏
页码:100 / 105
页数:6
相关论文
共 50 条
  • [1] A Synthesizable IP Core for WiMedia 1.5 UWB LDPC Code Decoding
    Alles, Matthias
    Wehn, Norbert
    Berens, Friedbert
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON ULTRA-WIDEBAND (ICUWB 2009), 2009, : 597 - +
  • [2] A Novel LDPC Decoder for DVB-S2 IP
    Mueller, Stefan
    Schreger, Manuel
    Kabutz, Marten
    Alles, Matthias
    Kienle, Frank
    Wehn, Norbert
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1308 - +
  • [3] Analysis of Decoding Failures of DVB-S2 LDPC Codes
    Sibel, J. -C.
    Crussiere, M.
    Helard, J. -F.
    [J]. 2014 IEEE 80TH VEHICULAR TECHNOLOGY CONFERENCE (VTC FALL), 2014,
  • [4] REAL-TIME DVB-S2 LDPC DECODING ON MANY-CORE GPU ACCELERATORS
    Falcao, Gabriel
    Andrade, Joao
    Silva, Vitor
    Sousa, Leonel
    [J]. 2011 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2011, : 1685 - 1688
  • [5] HDL library of processing units for generic and DVB-S2 LDPC decoding
    Gomes, Marco
    Falcao, Gabriel
    Goncalves, Joao
    Silva, Vitor
    Falcao, Miguel
    Faia, Pedro
    [J]. SIGMAP 2006: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2006, : 17 - +
  • [6] Efficient encoding architecture for LDPC code based on DVB-S2 standard
    Lan Y.
    Yang H.
    Lin Y.
    [J]. Yang, Haigang (yanghg@mail.ie.ac.cn), 1781, Science Press (38): : 1781 - 1787
  • [7] DVB-S2 LDPC decoding using robust check node update approximations
    Papaharalabos, Stylianos
    Papaleo, Marco
    Mathiopoulos, P. Takis
    Neri, Massimo
    Vanelli-Coralli, Alessandro
    Corazza, Giovanni E.
    [J]. IEEE TRANSACTIONS ON BROADCASTING, 2008, 54 (01) : 120 - 126
  • [8] Modeling BP Decoding Error Events with the LDPC Codes of the DVB-S2 Standard
    Sibel, J. -C.
    Crussiere, M.
    Helard, J. -F.
    [J]. 2014 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATION (PIMRC), 2014, : 902 - 907
  • [9] A Cost efficient LDPC decoder for DVB-S2
    Ying, Yan
    Bo, Dan
    Huang, Shuangqu
    Xiang, Bo
    Chen, Yun
    Zeng, Xiaoyang
    [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1007 - 1010
  • [10] Low cost LDPC decoder for DVB-S2
    Dielissen, John
    Hekstra, Andries
    Berg, Vincent
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1465 - +