A 22-Gbit/s static decision IC made with a novel D-type flip-flop

被引：0
|
作者：
Narahara, K [1 ]
Otsuji, T
Tokumitsu, M
机构：
[1] NTT, Network Innovat Labs, Yokosuka, Kanagawa 2390847, Japan
[2] NTT Elect Corp, Atsugi, Kanagawa 2430198, Japan
来源：
IEICE TRANSACTIONS ON ELECTRONICS | 1999年 / E82C卷 / 03期
关键词：
decision IC; GaAs MESFET; static D-FF; SCFL circuitry;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The authors report on a 22-Gbit/s static decision IC fabricated with 0.12-mu m GaAs MESFETs. The key to attaining high-speed decision IC is the employment of a novel high-speed D-type Rip-flop (D-FF). The D-FF succeeds in Easter operation through the simplification of the circuitry and the reduction of the transition time of the output voltages.
引用
收藏
页码：559 / 561
页数：3
相关论文
共 40 条
  • [31] Fighting stochastic variability in a D-type flip-flop with transistor-level reconfiguration
    Trefzer, Martin A.
    Walker, James A.
    Bale, Simon J.
    Tyrrell, Andy M.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (04): : 190 - 196
  • [32] Design of high speed master-slave D-type flip-flop in InP DHBT technology
    Kasbari, AE
    André, P
    Konczykowska, A
    Riet, M
    Blayac, S
    Ouslimani, H
    Godin, J
    [J]. 2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 1057 - 1060
  • [33] ALGAAS/GAAS HBT DYNAMIC FREQUENCY-DIVIDER CONSTRUCTED OF A SINGLE D-TYPE FLIP-FLOP
    YAMAUCHI, Y
    NAGATA, K
    NAKAJIMA, O
    ITO, H
    NITTONO, T
    ISHIBASHI, T
    [J]. ELECTRONICS LETTERS, 1988, 24 (17) : 1109 - 1110
  • [34] High speed AlGaAs/GaAs HBT D-type flip flop and static frequency divider
    Zeng, Qingming
    Xu, Xiaochun
    Li, Xianjie
    Ao, Jinping
    Wang, Quanshu
    Guo, Jiankui
    Liu, Weiji
    Jie, Junfeng
    [J]. Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2003, 23 (02): : 183 - 185
  • [35] Design of high-speed master-slave D-type flip-flop in InP DHBT technology
    Kasbari, AE
    André, P
    Konczykowska, A
    Riet, M
    Blayac, S
    Ouslimani, H
    Godin, J
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2002, 50 (12) : 3064 - 3069
  • [36] A CMOS Phase/Frequency Detector with a high-speed low-power D-type master-slave flip-flop
    Chen, YZ
    Tu, CH
    Wu, J
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 389 - 392
  • [37] A Low-Power D-type Flip-flop with Active Inductor and Forward Body Biasing Techniques in 40-nm CMOS
    Liang, Yuan
    Boon, Chirn Chye
    Kissinger, Dietmar
    Wang, Yong
    [J]. 2019 IEEE 19TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2019, : 495 - 498
  • [38] 9.5 GHz GaInP/GaAs HBT divide-by-two frequency divider using super-dynamic D-type flip-flop technique
    Wei, H.-J.
    Meng, C.
    Chang, Y. W.
    Huang, G.-W
    [J]. ELECTRONICS LETTERS, 2007, 43 (13) : 706 - 707
  • [39] 3.8 GBIT/S BIPOLAR MASTER-SLAVE D-FLIP-FLOP IC AS A BASIC ELEMENT FOR HIGH-SPEED OPTICAL COMMUNICATION-SYSTEMS
    REIN, HM
    REIMANN, R
    [J]. ELECTRONICS LETTERS, 1986, 22 (10) : 543 - 544
  • [40] A NOVEL HIGH-SPEED LATCHING OPERATION FLIP-FLOP (HLO-FF) CIRCUIT AND ITS APPLICATION TO A 19-GB/S DECISION CIRCUIT USING A 0.2-MU-M GAAS-MESFET
    MURATA, K
    OTSUJI, T
    SANO, E
    OHHATA, M
    TOGASHI, M
    SUZUKI, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (10) : 1101 - 1108
1234