Platform and architecture adequacy in SoC envirennement: a case study

被引:0
|
作者
Aoudni, Y [1 ]
Ben Amor, N
Gogniat, G
Philippe, JL
Abid, M
机构
[1] Univ Bretagne Sud, CNRS, FRE 2734, LESTER, Lorient, France
[2] ENIS Engn Sch, GMS, Sfax, Tunisia
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work aims to compare several tools and SoC platforms according to the following key parameters: FPGA architecture, coprocessor and accelerator integration, RTOS and HW-SW refinement tools. These key parameters are required to select a flexible and efficient SoC Platform (and the associated tools) in order to implement an efficient PACM (Processor - Accelerator Coprocessor - Memory) architecture model A case study for the PACM architecture model has been targeted in order to validate proposed key parameters. Four Platforms were candidate to implement the PACM architecture model. Finally, a Alios development kit (Quartus, SOPC Builder and STRATIX device) is used as a protoyping platform for PACM architecture and a shading algorithm for 3D image treatment was implemented as an application to prove the SoC platform adequacy with our PACM architecture model.
引用
收藏
页码:762 / 767
页数:6
相关论文
共 50 条
  • [1] SoC platform architecture for a network processor
    Ghattas, H
    Mbaye, M
    Bissou, JP
    Savaria, Y
    [J]. INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 49 - 52
  • [2] A customizable embedded SoC platform architecture
    Nsame, P
    Savaria, Y
    [J]. 4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 299 - 304
  • [3] Case study : System level design for architecture exploration of multi-processor based SoC platform
    Yoon, Sung-Rok
    Park, Sin-Chong
    [J]. 2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 3154 - 3157
  • [4] Optimizing SoC platform architecture for multimedia applications
    Tang, L
    Yang, TH
    Wei, SJ
    [J]. 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 48 - 51
  • [5] Communication architecture design for reconfigurable multimedia SoC platform
    Lee, Ganghee
    Ahn, Yongjin
    Lee, Seokhyun
    Son, Jeongki
    Yoon, Kiwook
    Choi, Kiyoung
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2010, 14 (01) : 1 - 20
  • [6] Communication architecture design for reconfigurable multimedia SoC platform
    Ganghee Lee
    Yongjin Ahn
    Seokhyun Lee
    Jeongki Son
    Kiwook Yoon
    Kiyoung Choi
    [J]. Design Automation for Embedded Systems, 2010, 14 : 1 - 20
  • [7] Methodology to improve Safety Critical SoC based platform: a case study
    Ooi, Michael
    Loo, Tung Lun
    Koay, Eng Keong
    [J]. 2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [8] SoC Platform Design with Multi-Channel Bus Architecture
    Jung, Younjin
    Kim, Ok
    Lee, Byoungyup
    Jung, Hongkyun
    Ryoo, Kwangki
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 689 - 690
  • [9] Method for embedded application prototyping based on SoC platform and architecture model
    Aoudni, Y.
    Gogniat, G.
    Loukil, Kais
    Philippe, J. L.
    Abid, M.
    [J]. IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 78 - 83
  • [10] Architecture for multi-processor SoC platform using dedicated channels
    Lee, G
    Park, SC
    [J]. Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 525 - 529