Design and implementation of HDTV source decoder

被引：4
|
作者：
Yu, ZH [1 ]
Yu, SY [1 ]
Chu, M [1 ]
Tian, G [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Inst Image Proc, Shanghai 200030, Peoples R China
来源：
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 1998年 / 44卷 / 02期
关键词：
D O I：
10.1109/30.681954
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we describe a HDTV source decoder that is part of Chinese national HDTV functional protype project. The decoder can real-time decode MPEG-2 transport stream at bit rate up to 60 Mbps. The system cross-divides the HDTV images to 4 SDTV images and use four MPEG-2 MP@ML video decoders which work in parallel. This new approach leads to good system performance, less design time, lower total cost and compatibility to SDTV. The decoder has been tested in Beijing and Shanghai and the image quality is very good.
引用
收藏
页码：384 / 387
页数：4
相关论文
共 50 条
  • [1] Design and implementation of system control for the HDTV video decoder
    Liu, Jian
    Li, Hua
    Wang, Chengning
    Yu, Sile
    [J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2002, 24 (04):
  • [2] Design and Implementation of the Motion Compensation Module for HDTV Video Decoder
    王涛
    郑世宝
    邱琳
    王峰
    [J]. Journal of Shanghai Jiaotong University(Science), 2006, (01) : 1 - 8
  • [3] Design and implementation of twin transport stream demultiplexor in HDTV decoder
    Zhu, Zheng
    Zhu, Mengyao
    Wang, Lianghao
    Luo, Kai
    Huang, Zhijie
    Zhang, Ming
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 729 - 732
  • [4] Design and implementation of transport stream demultiplexer in HDTV decoder SoC
    Zhang, CR
    Zheng, SB
    Wang, F
    Yuan, C
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2005, 51 (02) : 642 - 647
  • [5] Design and implementation of the software system on MPSoC: an HDTV decoder case study
    Tan, Zhiming
    Zheng, Shibao
    Hu, Jianling
    Chen, Yingqi
    Liu, Peilin
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2006, 52 (04) : 1333 - 1339
  • [6] Design and implementation of an FPGA-based digital HDTV video decoder
    Zhou, Ping
    Yu, Sile
    [J]. Dianzi Kexue Xuekan/Journal of Electronics, 20 (06): : 799 - 805
  • [7] Design of HDTV video decoder
    Yu, ZH
    Wu, XY
    Yu, SY
    [J]. 5TH INTERNATIONAL SYMPOSIUM ON BROADCASTING TECHNOLOGY, PROCEEDINGS (ISBT'97, BEIJING), 1997, : 164 - 169
  • [8] Design and implementation of motion compensator in memory reduced HDTV decoder with embedded compression engine
    Hongli Gao
    Fei Qiao
    Huazhong Yang
    [J]. Multimedia Tools and Applications, 2012, 56 : 597 - 614
  • [9] Design and implementation of motion compensator in memory reduced HDTV decoder with embedded compression engine
    Gao, Hongli
    Qiao, Fei
    Yang, Huazhong
    [J]. MULTIMEDIA TOOLS AND APPLICATIONS, 2012, 56 (03) : 597 - 614
  • [10] Study and implementation of system control for the HDTV video decoder
    Liu, J
    Jiang, J
    [J]. 2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 871 - 874
12345