Design of HDTV video decoder

被引：0

作者：

Yu, ZH ^{[1
]}

Wu, XY ^{[1
]}

Yu, SY ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Inst Image Proc, Shanghai 200030, Peoples R China

来源：

5TH INTERNATIONAL SYMPOSIUM ON BROADCASTING TECHNOLOGY, PROCEEDINGS (ISBT'97, BEIJING) | 1997年

关键词：

HDTV; video decoder; digital TV;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

In this paper, we describe a HDTV video decoder that is part of Chinese national HDTV functional system project. The decoder can real-time decode MPEG-2 video PES packets at bitrate up to 60 Mb/s. The main chips are four commercial MPEG-2 MP@ML video decoders which work in parallel. This new approach leads to good system performance, less design time and lower total cost. The paper describes the hardware architecture and implementation of the video decoder in detail.

引用

页码：164 / 169

页数：6

共 50 条

[1] A single-chip HDTV video decoder design
Sita, R
Brosz, E
Meyer, R
Phillips, L
Ryan, RT
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) : 519 - 526
[2] Design and implementation of system control for the HDTV video decoder
Liu, Jian
Li, Hua
Wang, Chengning
Yu, Sile
[J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2002, 24 (04):
[3] Design and Implementation of the Motion Compensation Module for HDTV Video Decoder
王涛
郑世宝
邱琳
王峰
[J]. Journal of Shanghai Jiaotong University(Science), 2006, (01) : 1 - 8
[4] High performance SDRAM controller design for HDTV video decoder
Dept. of Electronic Engineering, Tsinghua University, Beijing 100084, China
[J]. Dianzi Yu Xinxi Xuebao, 2007, 6 (1332-1337): : 1332 - 1337
[5] Design and implementation of an FPGA-based digital HDTV video decoder
Zhou, Ping
Yu, Sile
[J]. Dianzi Kexue Xuekan/Journal of Electronics, 20 (06): : 799 - 805
[6] A high efficient simulation environment for HDTV video decoder in VLSI design
Mao, X
Wang, H
Gong, HM
Wang, W
He, YL
Lou, J
Yu, L
Yao, QD
Pirsch, P
[J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2002, PTS 1 AND 2, 2002, 4671 : 1006 - 1014
[7] An HDTV video decoder IC for ATV receivers
Duardo, O
Hsieh, SN
Wu, L
Boo, J
Khurjekar, A
Hingorani, R
Wilford, P
Bolton, B
Morinaka, H
Okada, K
Hosotani, S
Sumi, T
DaGraca, P
Yamamoto, H
Poon, T
[J]. INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 264 - 265
[8] SDRAM bus schedule of HDTV video decoder
Wang, H
He, YL
Yu, L
[J]. MEDIA PROCESSORS 2002, 2002, 4674 : 150 - 157
[9] HDTV video decoder based on data flow
Wang, Hui
Mao, Xun
Wang, Wei
Gong, Hui-Ming
Zhou, Feng
Yao, Qing-Dong
[J]. Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2002, 36 (02): : 216 - 218
[10] A real-time HDTV video decoder
Ling, N
Wang, NT
[J]. SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 259 - 270

← 1 2 3 4 5 →