Design of HDTV video decoder

被引：0
|
作者：
Yu, ZH [1 ]
Wu, XY [1 ]
Yu, SY [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Inst Image Proc, Shanghai 200030, Peoples R China
来源：
5TH INTERNATIONAL SYMPOSIUM ON BROADCASTING TECHNOLOGY, PROCEEDINGS (ISBT'97, BEIJING) | 1997年
关键词：
HDTV; video decoder; digital TV;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
In this paper, we describe a HDTV video decoder that is part of Chinese national HDTV functional system project. The decoder can real-time decode MPEG-2 video PES packets at bitrate up to 60 Mb/s. The main chips are four commercial MPEG-2 MP@ML video decoders which work in parallel. This new approach leads to good system performance, less design time and lower total cost. The paper describes the hardware architecture and implementation of the video decoder in detail.
引用
收藏
页码：164 / 169
页数：6
相关论文
共 50 条
  • [21] ARCHITECTURE AND IMPLEMENTATION OF ICS FOR A DSC-HDTV VIDEO DECODER SYSTEM
    DUARDO, O
    KNAUER, SC
    MAILHOT, JN
    MONDAL, K
    POON, TC
    IEEE MICRO, 1992, 12 (05) : 22 - 27
  • [22] An implemented VLSI architecture of inverse quantizer for AVS HDTV video decoder
    Sheng, B
    Wen, G
    Di, W
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 306 - 309
  • [23] A cost-effective architecture for HDTV video decoder in ATSC receivers
    Kim, JM
    Chae, SI
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (04) : 1353 - 1359
  • [24] AVS HDTV video decoder architecture based on HW/SW partitioning
    Jia, Huizhu
    Xie, Xiaodong
    Gao, Wen
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2008, 45 (03): : 510 - 518
  • [25] A trellis decoder for HDTV
    Lin, WW
    Caldwell, MD
    Hu, KR
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (03) : 571 - 576
  • [26] Design and implementation of twin transport stream demultiplexor in HDTV decoder
    Zhu, Zheng
    Zhu, Mengyao
    Wang, Lianghao
    Luo, Kai
    Huang, Zhijie
    Zhang, Ming
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 729 - 732
  • [27] An AVS HDTV video decoder architecture employing efficient HW/SW partitioning
    Jia, Huizhu
    Zhang, Peng
    Xie, Don
    Gao, Wen
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2006, 52 (04) : 1447 - 1453
  • [28] Design and implementation of transport stream demultiplexer in HDTV decoder SoC
    Zhang, CR
    Zheng, SB
    Wang, F
    Yuan, C
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2005, 51 (02) : 642 - 647
  • [29] A lossless memory reduction and efficient frame storage architecture for HDTV video decoder
    Gao, Hongli
    Qiao, Fei
    Yang, Huazhong
    2008 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2008, : 593 - 598
  • [30] MPEG audio video decoder with 2D graphic engine for HDTV
    Chambonniere, G
    Marty, P
    Moutin, JM
    Pellerin, N
    Van den Bossche, N
    IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - 2000 DIGEST OF TECHNICAL PAPERS, 2000, : 382 - 383
12345