Simulation of GeSn/Ge tunneling field-effect transistors for complementary logic applications

被引：13

作者：

Liu, Lei ^{[1
]}

Liang, Renrong ^{[1
]}

Wang, Jing ^{[1
]}

Xiao, Lei ^{[1
]}

Xu, Jun ^{[1
]}

机构：

[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China

来源：

APPLIED PHYSICS EXPRESS | 2016年 / 9卷 / 09期

基金：

中国国家自然科学基金;

关键词：

D O I：

10.7567/APEX.9.091301

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

GeSn/Ge tunneling field-effect transistors (TFETs) with different device configurations are comprehensively investigated by numerical simulation. The lateral PIN-and PNPN-type point-tunneling and vertical line-tunneling device structures are analyzed and compared. Both n- and p-type TFETs are optimized to construct GeSn complementary logic applications. Simulation results indicate that GeSn/Ge heterochannel and heterosource structures significantly improve the device characteristics of point- and line-TFETs, respectively. Device performance and subthreshold swing can be further improved by increasing the Sn composition. GeSn/Ge heterosource line-TFETs exhibit excellent device performance and superior inverter voltage-transfer characteristic, which make them promising candidates for GeSn complementary TFET applications. (C) 2016 The Japan Society of Applied Physics

引用

页数：4

共 50 条

[31] SOME APPLICATIONS OF FIELD-EFFECT TRANSISTORS
不详
[J]. ELECTRONIC ENGINEERING, 1969, 41 (499): : 18 - &
[32] Field-effect transistors based on two-dimensional materials for logic applications
Wang Xin-Ran
Shi Yi
Zhang Rong
[J]. CHINESE PHYSICS B, 2013, 22 (09)
[33] Field-effect transistors based on two-dimensional materials for logic applications
王欣然
施毅
张荣
[J]. Chinese Physics B, 2013, 22 (09) : 151 - 165
[34] Vertically Stacked Complementary Organic Field-Effect Transistors and Logic Circuits Fabricated by Inkjet Printing
Kwon, Jimin
Takeda, Yasunori
Fukuda, Kenjiro
Cho, Kilwon
Tokito, Shizuo
Jung, Sungjune
[J]. ADVANCED ELECTRONIC MATERIALS, 2016, 2 (07):
[35] Flexible Complementary Logic Gates Using Inkjet-Printed Polymer Field-Effect Transistors
Baeg, Kang-Jun
Khim, Dongyoon
Kim, Juhwan
Kim, Dong-Yu
Sung, Si-Woo
Yang, Byung-Do
Noh, Yong-Young
[J]. IEEE ELECTRON DEVICE LETTERS, 2013, 34 (01) : 126 - 128
[36] NOR logic function of a bendable combination of tunneling field-effect transistors with silicon nanowire channels
Kim, Yoonjoong
Jeon, Youngin
Kim, Minsuk
Kim, Sangsig
[J]. NANO RESEARCH, 2016, 9 (02) : 499 - 506
[37] NOR logic function of a bendable combination of tunneling field-effect transistors with silicon nanowire channels
Yoonjoong Kim
Youngin Jeon
Minsuk Kim
Sangsig Kim
[J]. Nano Research, 2016, 9 : 499 - 506
[38] Demonstration of Complementary Ternary Graphene Field-Effect Transistors
Kim, Yun Ji
Kim, So-Young
Noh, Jinwoo
Shim, Chang Hoo
Jung, Ukjin
Lee, Sang Kyung
Chang, Kyoung Eun
Cho, Chunhum
Lee, Byoung Hun
[J]. SCIENTIFIC REPORTS, 2016, 6
[39] Stacked Complementary Field-Effect Transistors: Promises and Challenges
Lin, Xinnan
Chan, Mansun
[J]. 8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 768 - 770
[40] Influence of Inversion Layer on Tunneling Field-Effect Transistors
Lee, Woojun
Choi, WooYoung
[J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (09) : 1191 - 1193

← 1 2 3 4 5 →