Design of a 2.4 GHz CMOS LNA using two-stage forward body bias technique for WSN application

被引:0
|
作者
Azizan, A. [1 ]
Murad, S. A. Z. [1 ]
Ramli, Muhammad M. [1 ]
Ismail, R. C. [1 ]
机构
[1] Univ Malaysia Perlis, Sch Microelect Engn, Kampus Pauh Putra, Arau 02600, Perlis, Malaysia
关键词
low nosie amplifier; forward body bias; two stages; gain; low power consumption; wireless sensor network;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a 2.4 GHz CMOS low noise amplifier (LNA) for wireless sensor network (WSN) application using CMOS 0.13-mu m Silterra technology is presented. The proposed design employed two-stage forward body bias technique with cascode configuration in order to obtain ultra-low power LNA design with high gain. The simulation results show that the total power consumed is only 0.49 mW at low supply voltage of 0.55 V. A gain of 19.71 dB, noise figure (NF) of 5.56 dB and input third order intercept point (IIP3) of -2 dBm are achieved. The input return loss (S11) and the output return loss (S22) is -20.56 dB and -14.3 dB, respectively. Meanwhile, the calculated figure of merit (FOM) is 7.6 (1/mW).
引用
收藏
页码:415 / 417
页数:3
相关论文
共 50 条
  • [41] A 3.1∼10.6 GHz CMOS cascaded two-stage distributed amplifier for ultra-wideband application
    Chen, KH
    Wang, CK
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 296 - 299
  • [42] An Ultra Low Power Ultra Low Voltage LNA Design Using Forward Body Biasing Technique
    Baishnab, K. L.
    Jain, Amit
    Basak, Debajit
    PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 953 - 958
  • [43] An Ultra low Voltage Amplifier Design Using Forward Body Bias Folded Cascode Topology for 5GHz Application
    Karimi, Gh. R.
    Nazari, E.
    ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 4, 2010, : 83 - 87
  • [44] Design and analysis of a 3.1-10.6 GHz UWB low noise amplifier with forward body bias technique
    Wan, Qiuzhen
    Wang, Qingdi
    Zheng, Zhiwei
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2015, 69 (01) : 119 - 125
  • [45] A 46% PAE, 2.4-GHz Two-Stage Class E Power Amplifier Utilizing CMOS 0.13-μm Technology
    Murad, Sohiful Anuar Zainol
    Hasan, Ahmad Fariz
    Mohyar, Saiful Nizam
    IETE JOURNAL OF RESEARCH, 2024, 70 (10) : 7854 - 7861
  • [46] Application of generalized sharpening technique for two-stage comb decimator filter design
    Cruz Jimenez, Miriam Guadalupe
    Jovanovic Dolecek, Gordana
    3RD IBEROAMERICAN CONFERENCE ON ELECTRONICS ENGINEERING AND COMPUTER SCIENCE, CIIECC 2013, 2013, 7 : 142 - 149
  • [47] Design and Analysis of 28 GHz CMOS LNA and VGA Using Gain-Linearity-Boosting and Body Floating Techniques
    Chang, Jin-Fa
    Lin, Yo-Sheng
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2024, 72 (11) : 6228 - 6240
  • [48] A 1.2V, 0.1-6.0 GHz, two-stage differential LNA using gain compensation scheme
    Wadatsumi, Junji
    Kousai, Shouhei
    Miyashita, Daisuke
    Hamada, Mototsugu
    2008 IEEE TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2008, : 175 - 178
  • [49] Design of 0.45V,1.3mW Ultra High Gain CMOS LNA Using gm-boosting and Forward Body Biasing Technique
    Dehqan, Alireza
    Kargaran, Ehsan
    Mafinezhad, Khalil
    Nabovati, Hooman
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 722 - 725
  • [50] Two-stage S-Band LNA Development Using Non-Simultaneous Conjugate Match Technique
    Munir, Achmad
    Taryana, Yana
    Yunus, Mochamad
    Nusantara, Hardi
    Effendi, Mohammad Ridwan
    JOURNAL OF ICT RESEARCH AND APPLICATIONS, 2019, 13 (03) : 213 - 227