共 50 条
- [41] A 3.1∼10.6 GHz CMOS cascaded two-stage distributed amplifier for ultra-wideband application PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 296 - 299
- [42] An Ultra Low Power Ultra Low Voltage LNA Design Using Forward Body Biasing Technique PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 953 - 958
- [43] An Ultra low Voltage Amplifier Design Using Forward Body Bias Folded Cascode Topology for 5GHz Application ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 4, 2010, : 83 - 87
- [46] Application of generalized sharpening technique for two-stage comb decimator filter design 3RD IBEROAMERICAN CONFERENCE ON ELECTRONICS ENGINEERING AND COMPUTER SCIENCE, CIIECC 2013, 2013, 7 : 142 - 149
- [48] A 1.2V, 0.1-6.0 GHz, two-stage differential LNA using gain compensation scheme 2008 IEEE TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2008, : 175 - 178
- [49] Design of 0.45V,1.3mW Ultra High Gain CMOS LNA Using gm-boosting and Forward Body Biasing Technique 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 722 - 725