Implementation of 32-bit Ling and Jackson Adders

被引:0
|
作者
Keeter, Matthew [1 ]
Harris, David Money [1 ]
Macrae, Andrew [1 ]
Glick, Rebecca [1 ]
Ong, Madeleine [1 ]
Schauer, Justin [2 ]
机构
[1] Harvey Mudd Coll, 301 Platt Blvd, Claremont, CA 91711 USA
[2] Oracle Redwood Shores, Redwood City, CA USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ling adders factor complexity out of the first stage of an adder to shorten the critical path. In 2004, Jackson and Talwar proposed a generalization of the Ling adder that reduces the complexity of the critical generate path at the expense of increased complexity in the propagate logic. This paper compares implementations of 32-bit Ling and Jackson adders to the optimized Sklansky architecture produced by Design Compiler in a 45 nm process. The Ling adder is 3% faster and uses 7% less energy, achieving a delay of 8.3 FO4 inverters. The Jackson adder is only 1% faster and uses 45% more energy. However, this is the first published implementation of a Jackson adder with all details shown.
引用
收藏
页码:170 / 175
页数:6
相关论文
共 50 条
  • [1] Implementation of 32-bit Ling and Jackson adders
    Keeter, Matthew
    Harris, David Money
    Macrae, Andrew
    Glick, Rebecca
    Ong, Madeleine
    Schauer, Justin
    Conference Record - Asilomar Conference on Signals, Systems and Computers, 2011, : 170 - 175
  • [2] Design and Implementation of 32-Bit High Valency Jackson Adders
    Poornima, N.
    Bhaaskaran, V. S. Kanchana
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (07)
  • [3] Design and Implementation of 32-Bit Adders Using Various Full Adders
    Maurya, K. Anirudh Kumar
    Lakshmanna, Y. Rama
    Sindhuri, K. Bala
    Kumar, N. Udaya
    2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [4] A comparative study on performance and reliability of 32-bit binary adders
    Bahadori, Milad
    Kamal, Mehdi
    Afzali-Kusha, Ali
    Pedram, Massoud
    INTEGRATION-THE VLSI JOURNAL, 2016, 53 : 54 - 67
  • [5] A 32-Bit Ripple-Ling Hybrid Carry Adder
    Shang, Ning
    Wang, Zhou
    Liu, Ruikang
    Huang, Yizhou
    Zhang, Yin
    He, Zhangqing
    Wan, Meilin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (06) : 2709 - 2722
  • [6] GAAS IMPLEMENTATION OF A 32-BIT RISC
    LANE, JH
    NIEDERLAND, RA
    RASSET, TL
    GEIDEMAN, WA
    MICROPROCESSING AND MICROPROGRAMMING, 1987, 21 (1-5): : 31 - 38
  • [7] Analysis of Leakage in 32-bit Adders in 45 nm Technology.
    Ahmad, Md. Masood
    Manjunathachari, K.
    Lalkishore, K.
    2017 7TH IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2017, : 412 - 417
  • [8] An Asynchronous Implementation of a 32-bit DLX Microprocessor
    Dumaguing, Christian Loyd G.
    Khan, Amos Kaiser K.
    Parungao, Mark Anthony D.
    Alvarez, Anastacia B.
    Reyes, Joy Alinda P.
    2009 INTERNATIONAL CONFERENCE ON INFORMATION AND MULTIMEDIA TECHNOLOGY, PROCEEDINGS, 2009, : 503 - 506
  • [9] Bit by 32-bit
    Martin, Norman
    Chilton's Automotive Industries, 1993, 173 (04):
  • [10] Research and implementation of a 32-bit asynchronous multiplier
    Li, Yong
    Wang, Lei
    Gong, Rui
    Dai, Kui
    Wang, Zhiying
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2006, 43 (12): : 2152 - 2157