Room temperature growth of wafer-scale silicon nanowire arrays and their Raman characteristics

被引:66
|
作者
Kumar, Dinesh [1 ]
Srivastava, Sanjay K. [1 ]
Singh, P. K. [1 ]
Sood, K. N. [1 ]
Singh, V. N. [2 ]
Dilawar, Nita [1 ]
Husain, M. [3 ]
机构
[1] Natl Phys Lab, New Delhi 110012, India
[2] Indian Inst Technol, Dept Phys, New Delhi 110016, India
[3] Jamia Millia Islamia, Dept Phys, Fac Nat Sci, New Delhi 110025, India
关键词
Silicon nanowires; Electroless etching; Silver catalyst; Raman spectroscopy; High-rate synthesis; LIQUID-SOLID GROWTH; SILVER NANOPARTICLES; FABRICATION; NANOHOLES;
D O I
10.1007/s11051-009-9795-7
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
We report a simple, inexpensive, and rapid process for large area growth of vertically aligned crystalline silicon nanowires (SiNWs) of diameter 40-200 nm and variable length directly on p-type (100) silicon substrate. The process is based on Ag-induced selective etching of silicon wafers wherein the growth of SiNWs was carried out using the aqueous HF solution containing Ag+ ions at room temperature in a Teflon vessel. Effect of etching time has been investigated to understand the evolution of SiNW arrays. It has been found that the length of SiNWs has a linear dependence on the etching time for small to moderate periods (0-2 h). However, etching rate decreases slowly for long etching times (> 2 h). Scanning electron microscopy was used to study the morphology of the SiNW arrays. Structural and compositional analysis was carried out using Raman spectroscopy and high-resolution transmission electron microscopy equipped with energy dispersive X-ray spectroscopy. Orders of magnitude intensity enhancement along with a small downshift and broadening in the first-order Raman peak of SiNW arrays was observed in comparison to the bulk crystalline silicon.
引用
收藏
页码:2267 / 2276
页数:10
相关论文
共 50 条
  • [21] Wafer-Scale Fabrication of V-Shaped Silicon Nano Slit Arrays
    Chen, Qi
    Wang, Yifan
    Zhang, Hualv
    Liu, Zewen
    2018 13TH ANNUAL IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS 2018), 2018, : 511 - 514
  • [22] Epitaxial growth of silicon nanowire arrays at wafer-scale using high-speed rotating-disk CVD for improved light-trapping
    Zhang, Xiao-Mei
    Akita, Hiroshi
    Ihara, Manabu
    CRYSTENGCOMM, 2016, 18 (33) : 6153 - 6157
  • [23] Design and fabrication of wafer-scale highly uniform silicon nanowire arrays by metal-assisted chemical etching for antireflection films
    Yao, Chuhao
    Zhao, Yue
    Zhang, Xiaomeng
    Li, Hailiang
    Xie, Changqing
    RESULTS IN PHYSICS, 2021, 31
  • [24] PIPELINED DIAGNOSIS OF WAFER-SCALE LINEAR ARRAYS
    RANGARAJAN, S
    FUSSELL, D
    MALEK, M
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1994, 20 (02) : 212 - 223
  • [25] TESTING OF INTERCONNECTION CIRCUITS IN WAFER-SCALE ARRAYS
    CHOI, YH
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (06): : 482 - 488
  • [26] WAFER-SCALE INTEGRATION OF SYSTOLIC ARRAYS.
    Leighton, Tom
    Leiserson, Charles E.
    IEEE Transactions on Computers, 1985, C-34 (05) : 448 - 461
  • [27] SILICON HYBRID WAFER-SCALE PACKAGE TECHNOLOGY
    JOHNSON, RW
    DAVIDSON, JL
    JAEGER, RC
    KERNS, DV
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 845 - 851
  • [28] Wafer-Scale Synthesized MoS2/Porous Silicon Nanostructures for Efficient and Selective Ethanol Sensing at Room Temperature
    Dwivedi, Priyanka
    Das, Samaresh
    Dhanekar, Saakshi
    ACS APPLIED MATERIALS & INTERFACES, 2017, 9 (24) : 21017 - 21024
  • [29] Wafer-scale fabrication of penetrating neural microelectrode arrays
    Bhandari, Rajmohan
    Negi, Sandeep
    Solzbacher, Florian
    BIOMEDICAL MICRODEVICES, 2010, 12 (05) : 797 - 807
  • [30] Wafer-Scale Fabrication of Nanofluidic Arrays and Networks Using Nanoimprint Lithography and Lithographically Patterned Nanowire Electrodeposition Gold Nanowire Masters
    Halpern, Aaron R.
    Donavan, Keith C.
    Penner, Reginald M.
    Corn, Robert M.
    ANALYTICAL CHEMISTRY, 2012, 84 (11) : 5053 - 5058