Development of high-speed VCSELs: 10 Gb/s serial links and beyond

被引：5

作者：

Collins, Doug ^{[1
]}

Li, Neinyi ^{[1
]}

Kuchta, Daniel ^{[2
]}

Doany, Fuad ^{[2
]}

Schow, Clint ^{[2
]}

Helms, Christopher J. ^{[1
]}

Yang, Lei ^{[1
]}

机构：

[1] EMCORE Corp, 1600 Eubank Blvd SE, Albuquerque, NM 87123 USA

[2] IBM TJ Waston Res Ctr, Yorktown Hts, NY 10598 USA

来源：

VERTICAL-CAVITY SURFACE-EMITTING LASERS XII | 2008年 / 6908卷

关键词：

VCSEL; 850; nm; TOSA; > 10 Gb/s; two dimensional arrays;

D O I：

10.1117/12.779135

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

In this paper we summarize production data from serial 10 Gb/s devices and report on 850 nm VCSEL arrays with channel speeds up to 25 Gb/s. The production data demonstrates that robustness of the basic technology as well as its suitability for cost effective, high volume production. The > 10 Gb/s measurements on two dimensional arrays show that 850 nm VCSEL technology can be extended well beyond the 10 Gb/s links currently beginning to be deployed by volume field users.

引用

页数：9

共 50 条

[31] High-speed,fixed-latency serial links with Xilinx FPGAs
Xue LIU
Qing-xu DENG
Bo-ning HOU
Ze-ke WANG
Frontiers of Information Technology & Electronic Engineering, 2014, (02) : 153 - 160
[32] Continuous-time equalizers improve high-speed serial links
Gupta, Sanjeev
EDN, 2010, 55 (07) : 40 - 43
[33] High-speed, fixed-latency serial links with Xilinx FPGAs
Liu, Xue
Deng, Qing-xu
Hou, Bo-ning
Wang, Ze-ke
JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2014, 15 (02): : 153 - 160
[34] Bit-error-rate estimation for high-speed serial links
Hong, Dongwoo
Ong, Chee-Kian
Cheng, Kwang-Ting
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (12) : 2616 - 2627
[35] Transceiver chip replaces parallel backplanes with high-speed serial links
Desposito, J
ELECTRONIC DESIGN, 2000, 48 (03) : 76 - +
[36] Comparison of Spectrally Efficient Coding Techniques for High-Speed Serial Links
Yuminaka, Yasushi
Takada, Yuki
Okada, Tomonao
Iijima, Yosuke
2014 IEEE 44TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2014), 2014, : 150 - 154
[37] PAM4 signaling considerations for High-Speed Serial Links
Dikhaminjia, N.
He, J.
Tsiklauri, M.
Drewniak, J.
Fan, J.
Chada, A.
Mutnury, B.
Achkir, B.
2016 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2016, : 906 - 910
[38] New CMOS class AB transmitter for 10 Gb/s serial links
Jiang, J
Yuan, F
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 47 (02) : 103 - 112
[39] New CMOS Class AB Transmitter for 10 Gb/s Serial Links
Jean Jiang
Fei Yuan
Analog Integrated Circuits and Signal Processing, 2006, 47 : 103 - 112
[40] A 10 Gb/s equalizer in 0.18μm CMOS technology for high-speed SerDes
Zhang, Mingke
Hu, Qingsheng
International Journal of Control and Automation, 2014, 7 (11): : 299 - 302

← 1 2 3 4 5 →