Characterization of Lead-Free Solder and Sintered Nano-Silver Die-Attach Layers Using Thermal Impedance

被引:80
|
作者
Cao, Xiao [1 ]
Wang, Tao [2 ]
Ngo, Khai D. T. [1 ]
Lu, Guo-Quan [2 ]
机构
[1] Virginia Polytech Inst & State Univ, Dept Elect & Comp Engn, Ctr Power Elect Syst, Blacksburg, VA 24061 USA
[2] Virginia Polytech Inst & State Univ, Dept Mat Sci & Engn, Ctr Power Elect Syst, Blacksburg, VA 24061 USA
关键词
Die-attach; lead-free solder; power insulated gate bipolar transistor; sintered nano-silver; thermal cycling; thermal impedance measurement;
D O I
10.1109/TCPMT.2011.2104958
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Since a die-attach layer has a significant impact on the thermal performance of a power module, its quality can be characterized using thermal performance. In this paper, a measurement system for thermal impedance is developed to evaluate three die-attach materials. Thanks to its high temperature sensitivity (10 mV/degrees C), the gate-emitter voltage of an insulated gate bipolar transistor (IGBT) is used as the temperature-sensitive parameter. The power dissipation in the IGBT remains constant by a feedback loop, regardless of the junction temperature. Experimental results show that the sample using sintered nano-silver for the die-attach has 12.1% lower thermal impedance than the samples using SAC305 and SN100C solders. To check the degradation of the die-attachment, six samples using three die-attach materials were thermally cycled from -40 to 125 degrees C. The experimental results show that, after 500 cycles, the thermal impedance of SAC305 samples and SN100C samples is increased by 12.9% and 13.3%, respectively, which are much higher than that of the sample using the sintered nano-silver for the die-attach (3.1%).
引用
收藏
页码:495 / 501
页数:7
相关论文
共 50 条
  • [21] Thermal Performance and Reliability Assessment of Nano-sintered Silver Die Attach Materials
    Wilcoxon, Ross
    Dimke, Mark
    Xie, Chenggang
    2015 31ST ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT, MODELING & MANAGEMENT SYMPOSIUM (SEMI-THERM), 2015, : 240 - 247
  • [22] Study of Thermal Stress Fluctuations at the Die-Attach Solder Interface Using the Finite Element Method
    Yan, Luchun
    Yao, Jiawen
    Dai, Yu
    Zhang, Shanshan
    Bai, Wangmin
    Gao, Kewei
    Yang, Huisheng
    Wang, Yanbin
    ELECTRONICS, 2022, 11 (01)
  • [23] Emerging Lead-free, High-temperature Die-attach Technology Enabled by Low-temperature Sintering of Nanoscale Silver Pastes
    Lu, Guo-Quan
    Zhao, Meihua
    Lei, Guangyin
    Calata, Jesus N.
    Chen, Xu
    Luo, Susan
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 385 - +
  • [24] Synthesis and characterization of nano-composite lead-free solder
    Lin, DC
    Kuo, CY
    Srivatsan, TS
    Petraroli, M
    Wang, GX
    Science and Technology of Nanomaterials - ICMAT 2003, 2005, 23 : 145 - 148
  • [25] Characterization and Mechanism of Sintered-silver Die-attach on Electroless Nickel Surface Finish with Different Phosphorus Content
    Wang, Meiyu
    Zhang, Haobo
    Tian, Siyi
    Gao, Peng
    Du, Xiaona
    Yan, Haidong
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [26] Novel die attach films having high reliability performance for lead-free solder and CSP
    Takeda, S
    Masuko, T
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1616 - 1622
  • [27] X-Ray Microtomography of Thermal Cycling Damage in Sintered Nano-Silver Solder Joints
    Regalado, Irene Lujan
    Williams, Jason J.
    Joshi, Shailesh
    Dede, Ercan M.
    Liu, Yanghe
    Chawla, Nikhilesh
    ADVANCED ENGINEERING MATERIALS, 2019, 21 (03)
  • [28] High Throughput Void-Free Soldering with Pneumatic Reflow Method in Lead-Free Solder Die Attach
    Su, Huan-Ping
    Lee, Chun-Cheng
    Horng, Auger
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 2236 - 2243
  • [29] Reliability and characterization of dielectric layers used for leaded and lead-free solder application
    Lo, WC
    Chen, YC
    Chen, YF
    Fu, HC
    Chang, SM
    Shen, LC
    Hu, HT
    Chen, KC
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 574 - 577
  • [30] Lead-free, low-temperature sintering die-attach technique for high-performance and high-temperature packaging
    Lu, GQ
    Calata, JN
    Zhang, ZY
    Bai, JG
    PROCEEDINGS OF THE SIXTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP'04), 2004, : 42 - 46