A 50-nm Gate-Length Metamorphic HEMT Technology Optimized for Cryogenic Ultra-Low-Noise Operation

被引:16
|
作者
Heinz, Felix [1 ]
Thome, Fabian [1 ]
Leuther, Arnulf [1 ]
Ambacher, Oliver [1 ]
机构
[1] Fraunhofer Inst Appl Solid State Phys, Fraunhofer IAF, D-79108 Freiburg, Germany
基金
欧盟地平线“2020”;
关键词
Ku-band; cryogenic; high-electron-mobility transistors (HEMTs); low-noise amplifiers (LNAs); metamorphic HEMTs (mHEMTs); monolithic microwave integrated circuits (MMICs); noise; quantum computing; radio astronomy; INP HEMT; TEMPERATURE;
D O I
10.1109/TMTT.2021.3081710
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article reports on the investigation and optimization of cryogenic noise mechanisms in InGaAs metamorphic high-electron-mobility transistors (mHEMTs). HEMT technologies with a gate length of 100, 50, and 35 nm are characterized both under room temperature and cryogenic conditions. Furthermore, two additional technology variations with 50-nm gate length are investigated to decompose different noise mechanisms in HEMTs. Therefore, cryogenic extended Ku-band low-noise amplifiers of the investigated technologies are presented to benchmark their noise performance. Technology C with a 50-nm gate length exhibits an average effective noise temperature of 4.2 K between 8 and 18 GHz with a minimum of 3.3 K when the amplifier is cooled to 10 K. The amplifier provides an average gain of 39.4 dB at optimal noise bias. The improved noise performance has been achieved by optimization of the epitaxial structure of the 50-nm technology, which leads to low gate leakage currents and high gain at low drain current bias. To the best of the authors' knowledge, this is the first time that an average noise temperature of 4.2 K has been demonstrated in the Ku-band.
引用
收藏
页码:3896 / 3907
页数:12
相关论文
共 43 条
  • [41] A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications
    Jan, C-H
    Bhattacharya, U.
    Brain, R.
    Choi, S-J
    Curello, G.
    Gupta, G.
    Hafez, W.
    Jang, M.
    Kang, M.
    Komeyli, K.
    Leo, T.
    Nidhi, N.
    Pan, L.
    Park, J.
    Phoa, K.
    Rahman, A.
    Staus, C.
    Tashiro, H.
    Tsai, C.
    Vandervoorn, P.
    Yang, L.
    Yeh, J-Y
    Bai, P.
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [42] Reliability Studies of a 22nm SoC Platform Technology Featuring 3-D Tri-Gate, Optimized for Ultra Low Power, High Performance and High Density Application
    Rahman, A.
    Bai, P.
    Curello, G.
    Hicks, J.
    Jan, C. -H.
    Jamil, M.
    Park, J.
    Phoa, K.
    Rahman, M. S.
    Tsai, C.
    Woolery, B.
    Yeh, J. -Y.
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [43] A 32nm SoC Platform Technology with 2nd Generation High-k/Metal Gate Transistors Optimized for Ultra Low Power, High Performance, and High Density Product Applications
    Jan, C. -H.
    Agostinelli, M.
    Buehler, M.
    Chen, Z. -P.
    Choi, S. -J.
    Curello, G.
    Deshpande, H.
    Gannavaram, S.
    Hafez, W.
    Jalan, U.
    Kang, M.
    Kolar, P.
    Komeyli, K.
    Landau, B.
    Lake, A.
    Lazo, N.
    Lee, S. -H.
    Leo, T.
    Lin, J.
    Lindert, N.
    Ma, S.
    McGill, L.
    Meining, C.
    Paliwal, A.
    Park, J.
    Phoa, K.
    Post, I.
    Pradhan, N.
    Prince, M.
    Rahman, A.
    Rizk, J.
    Rockford, L.
    Sacks, G.
    Schmitz, A.
    Tashiro, H.
    Tsai, C.
    Vandervoorn, P.
    Xu, J.
    Yang, L.
    Yeh, J. -Y.
    Yip, J.
    Zhang, K.
    Zhang, Y.
    Bai, P.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 599 - 602