Effects of Fin shape on sub-10 nm FinFETs

被引:16
|
作者
Yu, Zhihao [1 ]
Chang, Sheng [1 ]
Wang, Hao [1 ]
He, Jin [1 ]
Huang, Qijun [1 ]
机构
[1] Wuhan Univ, Sch Phys & Technol, Dept Elect Sci & Technol, Wuhan 430072, Hubei, Peoples R China
基金
中国国家自然科学基金;
关键词
FinFET; Fin shape; NEGF; Fin ratio factor; NanoTCAD; LINE-EDGE ROUGHNESS; DEVICE; IMPACT;
D O I
10.1007/s10825-015-0677-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As a successful novel structure, FinFET has been a hot research area, whereas how Fin influences FinFETs' performance on the hypothetical silicon process limitation is still an open issue. In reported works, Fin shape was normally mixed with the change of other parameters, such as the size scaling, and its effect was confused by those. In this paper, we just focus on Fin shape's effect itself. A simple and quantitative two-incline-angle description of Fin shape is proposed. Using this method, four typical (trapezoidal, rectangular, convex and concave) Fins' control abilities upon the hypothetical silicon limitation process node (sub-10 nm) are analyzed, and their impacts on FinFETs' characteristics are discussed systematically. The results show that in this case the rectangle shape Fin is prior on both analog and digital characteristics. The Fin shape's influence on FETs' frequency characteristic is not obvious. As an in-depth exploration, a ratio factor between the effective channel width and the cross-section area of channel is pointed out. The proposed factor can quantitatively evaluate Fin's impact not only for the regular shape Fins but also for the irregular ones. This work gives a guidance of FinFET's design on both nano scale silicon FinFETs and other advanced material FinFETs.
引用
收藏
页码:515 / 523
页数:9
相关论文
共 50 条
  • [11] Reassessing InGaAs for Logic: Mobility Extraction in sub-10nm Fin-Width FinFETs
    Cai, Xiaowei
    Vardi, Alan
    Grajal, Jesus
    del Alamo, Jesus A.
    2019 SYMPOSIUM ON VLSI TECHNOLOGY, 2019, : T246 - T247
  • [12] Sub-10 nm Carbon Nanotube Transistor
    Franklin, Aaron D.
    Han, Shu-Jen
    Tulevski, George S.
    Luisier, Mathieu
    Breslin, Chris M.
    Gignac, Lynne
    Lundstrom, Mark S.
    Haensch, Wilfried
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [13] Fluorescence nanoscopy at the sub-10 nm scale
    Luciano A. Masullo
    Alan M. Szalai
    Lucía F. Lopez
    Fernando D. Stefani
    Biophysical Reviews, 2021, 13 : 1101 - 1112
  • [14] Challenges of SEM metrology at sub-10 nm
    Babin, Sergey
    Borisov, Sergey
    Peroz, Christophe
    Yushmanov, Peter
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVI, PTS 1 AND 2, 2012, 8324
  • [15] Challenges for sub-10 nm CMOS devices
    Mogami, Tohru
    Wakabayashi, Hitoshi
    2006 INTERNATIONAL WORKSHOP ON NANO CMOS, PROCEEDINGS, 2006, : 125 - 127
  • [16] Sub-10 nm imprint lithography and applications
    Krauss, PR
    Chou, SY
    55TH ANNUAL DEVICE RESEARCH CONFERENCE, DIGEST - 1997, 1997, : 90 - 91
  • [17] Patterning Challenges in the sub-10 nm Era
    Preil, Moshe E.
    OPTICAL MICROLITHOGRAPHY XXIX, 2016, 9780
  • [18] Design with Sub-10 nm FinFET Technologies
    Clark, Lawrence T.
    Vashishtha, Vinay
    2017 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2017,
  • [19] Sub-10 nm imprint lithography and applications
    Chou, Stephen Y.
    Krauss, Peter R.
    Zhang, Wei
    Guo, Lingjie
    Zhuang, Lei
    Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1997, 15 (06):
  • [20] Ambipolar SB-FinFETs: A New Path to Ultra-Compact Sub-10 nm Logic Circuits
    Canan, Talha F.
    Kaya, Savas
    Karanth, Avinash
    Xin, Hao
    Louri, Ahmed
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 255 - 263