Effects of Fin shape on sub-10 nm FinFETs

被引:16
|
作者
Yu, Zhihao [1 ]
Chang, Sheng [1 ]
Wang, Hao [1 ]
He, Jin [1 ]
Huang, Qijun [1 ]
机构
[1] Wuhan Univ, Sch Phys & Technol, Dept Elect Sci & Technol, Wuhan 430072, Hubei, Peoples R China
基金
中国国家自然科学基金;
关键词
FinFET; Fin shape; NEGF; Fin ratio factor; NanoTCAD; LINE-EDGE ROUGHNESS; DEVICE; IMPACT;
D O I
10.1007/s10825-015-0677-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As a successful novel structure, FinFET has been a hot research area, whereas how Fin influences FinFETs' performance on the hypothetical silicon process limitation is still an open issue. In reported works, Fin shape was normally mixed with the change of other parameters, such as the size scaling, and its effect was confused by those. In this paper, we just focus on Fin shape's effect itself. A simple and quantitative two-incline-angle description of Fin shape is proposed. Using this method, four typical (trapezoidal, rectangular, convex and concave) Fins' control abilities upon the hypothetical silicon limitation process node (sub-10 nm) are analyzed, and their impacts on FinFETs' characteristics are discussed systematically. The results show that in this case the rectangle shape Fin is prior on both analog and digital characteristics. The Fin shape's influence on FETs' frequency characteristic is not obvious. As an in-depth exploration, a ratio factor between the effective channel width and the cross-section area of channel is pointed out. The proposed factor can quantitatively evaluate Fin's impact not only for the regular shape Fins but also for the irregular ones. This work gives a guidance of FinFET's design on both nano scale silicon FinFETs and other advanced material FinFETs.
引用
收藏
页码:515 / 523
页数:9
相关论文
共 50 条
  • [1] Effects of Fin shape on sub-10 nm FinFETs
    Zhihao Yu
    Sheng Chang
    Hao Wang
    Jin He
    Qijun Huang
    Journal of Computational Electronics, 2015, 14 : 515 - 523
  • [2] Analog Performance and Its Variability in Sub-10 nm Fin-Width FinFETs: A Detailed Analysis
    Bhoir, Mandar S.
    Chiarella, Thomas
    Ragnarsson, Lars Ake
    Mitard, Jerome
    Terzeiva, Valentina
    Horiguchi, Naoto
    Mohapatra, Nihar R.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 1217 - 1224
  • [3] Sub-10 nm FinFETs and Tunnel-FETs: From Devices to Systems
    Sharma, Ankit
    Goud, A. Arun
    Roy, Kaushik
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1443 - 1448
  • [4] Quantum-size effects in sub 10-nm fin width InGaAs FinFETs
    Vardi, A.
    Zhao, X.
    del Alamo, J. A.
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [5] Formation of Sub-10 nm width InGaAs finFETs of 200 nm Height by Atomic Layer Epitaxy
    Cohen-Elias, D.
    Law, J. J. M.
    Chiang, H. W.
    Sivananthan, A.
    Zhang, C.
    Thibeault, B. J.
    Mitchell, W. J.
    Lee, S.
    Carter, A. D.
    Huang, C. -Y.
    Chobpattana, V.
    Stemmer, S.
    Keller, S.
    Rodwell, J. W.
    2013 71ST ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2013,
  • [6] Sub-10 nm porous alumina templates to produce sub-10 nm nanowires
    Resende, Pedro M.
    Martin-Gonzalez, Marisol
    MICROPOROUS AND MESOPOROUS MATERIALS, 2019, 284 (198-204) : 198 - 204
  • [7] Effects of the fin width variation on the performance of 16 nm FinFETs with round fin corners and tapered fin shape
    Hatta, S. Wan Muhamad
    Soin, N.
    Rahman, S. H. Abdul
    Wahab, Y. Abdul
    Hussin, H.
    2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 533 - 536
  • [8] Focus on sub-10 nm nanofabrication
    Perego, Michele
    NANOTECHNOLOGY, 2018, 29 (26)
  • [9] Sub-10-nm Fin-Width Self-Aligned InGaAs FinFETs
    Vardi, Alon
    del Alamo, Jesus A.
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (09) : 1104 - 1107
  • [10] CMOS Scaling for sub-90 nm to sub-10 nm
    Iwai, H
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 30 - 35