Efficient Transient Thermal Simulation of 3D ICs with Liquid-Cooling and Through Silicon Vias

被引:0
|
作者
Fourmigue, Alain [1 ]
Beltrame, Giovanni [1 ]
Nicolescu, Gabriela [1 ]
机构
[1] Ecole Polytech Montreal, Montreal, PQ, Canada
关键词
3D ICs; Liquid-cooling; Compact Thermal Model; Finite Difference Method;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Three-dimensional integrated circuits (3D ICs) with advanced cooling systems are emerging as a viable solution for many-core platforms. These architectures generate a high and rapidly changing thermal flux. Their design requires accurate transient thermal models. Several models have been proposed, either with limited capabilities, or poor simulation performance. This work introduces an efficient algorithm based on the Finite Difference Method to compute the transient temperature in liquid-cooled 3D ICs. Our experiments show a 5x speedup versus state-of-the-art models, while maintaining the same level of accuracy, and demonstrate the effect of large through silicon vias arrays on thermal dissipation.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Explicit Transient Thermal Simulation of Liquid-Cooled 3D ICs
    Fourmigue, Alain
    Beltrame, Giovanni
    Nicolescu, Gabriela
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1385 - 1390
  • [2] Efficient Thermal Simulation for 3-D IC With Thermal Through-Silicon Vias
    Oh, Dongkeun
    Chen, Charlie Chung Ping
    Hu, Yu Hen
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (11) : 1767 - 1771
  • [3] An efficient method for comprehensive modeling and parasitic extraction of cylindrical through-silicon vias in 3D ICs
    Yao Qiang
    Ye Zuochang
    Yu Wenjian
    [J]. JOURNAL OF SEMICONDUCTORS, 2015, 36 (08)
  • [4] An efficient method for comprehensive modeling and parasitic extraction of cylindrical through-silicon vias in 3D ICs
    姚蔷
    叶佐昌
    喻文健
    [J]. Journal of Semiconductors, 2015, 36 (08) : 154 - 160
  • [5] Resource Allocation Methodology for Through Silicon Vias and Sleep Transistors in 3D ICs
    Wang, Hailang
    Salman, Emre
    [J]. PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 523 - 527
  • [6] Cluster-error correction for through-silicon vias in 3D ICs
    Huang, Tsung-Chu
    [J]. ELECTRONICS LETTERS, 2015, 51 (03) : 289 - 290
  • [7] An Efficient Fault Tolerance Technique for Through-Silicon-Vias in 3-D ICs
    Benabdeladhim, Mohamed
    Zayer, Fakhreddine
    Dghais, Wael
    Hamdi, Belgacem
    [J]. INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2018, 9 (07) : 264 - 270
  • [8] An Efficient ADI Method for Transient Thermal Simulation of Liquid-Cooled 3-D ICs
    Li, Jie
    Tang, Min
    Mao, Junfa
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (09): : 1484 - 1491
  • [9] Characterization of Thermal Vias for 3D ICs Using FEM Analysis
    Galicia, Melvin
    Zajac, Piotr
    Maj, Cezary
    Napieralski, Andrzej
    [J]. 2015 21ST INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2015,
  • [10] THERMAL STRESS OF THROUGH SILICON VIAS AND SI CHIPS IN 3D SIP
    Kinoshita, Takahiro
    Kawakami, Takashi
    Hori, Tatsuhiro
    Matsumoto, Keiji
    Kohara, Sayuri
    Orii, Yasumitsu
    Yamada, Fumiaki
    Kada, Morihiro
    [J]. PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 325 - +