共 50 条
- [1] An improved cellular automata-based BIST architecture for sequential circuits [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 76 - 79
- [2] CELLULAR-AUTOMATA AS A BIST STRUCTURE FOR TESTING CMOS CIRCUITS [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (01): : 41 - 47
- [3] On Addition-Rule Based Cellular Automata [J]. JOURNAL OF CELLULAR AUTOMATA, 2014, 9 (04) : 271 - 286
- [4] On addition-rule based cellular automata [J]. Wu, C.H. (chw@mst.edu), 1600, Old City Publishing (09):
- [5] A Cellular Automata Based BIST for Detecting NPSFs in High Speed Memories [J]. PROCEEDINGS OF 2018 7TH INTERNATIONAL CONFERENCE ON SOFTWARE AND COMPUTER APPLICATIONS (ICSCA 2018), 2018, : 306 - 311
- [7] A low power deterministic test pattern generator for BIST based on cellular automata [J]. DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 266 - 269
- [9] Using linear cellular automata with memory layer in BIST [J]. CAS'98 PROCEEDINGS - 1998 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 21ST EDITION, VOLS 1 AND 2, 1998, : 631 - 634