共 6 条
- [2] A Micro-Architecture Design for the 32-bit VLIW DSP Processor Core [J]. PROCEEDINGS OF THE 20TH ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC2014), 2014, : 46 - 51
- [3] Towards a RISC Instruction Set Architecture for the 32-bit VLIW DSP Processor Core [J]. 2014 IEEE REGION 10 SYMPOSIUM, 2014, : 414 - 419
- [5] A Proposed RISC Instruction Set Architecture for the MAC Unit of 32-bit VLIW DSP Processor Core [J]. 2014 INTERNATIONAL CONFERENCE ON COMPUTING, MANAGEMENT AND TELECOMMUNICATIONS (COMMANTEL), 2014, : 170 - 175
- [6] The 5th Generation 28nm 8-Core VLIW Elbrus-8C Processor Architecture [J]. 2016 INTERNATIONAL CONFERENCE ON ENGINEERING AND TELECOMMUNICATION (ENT 2016), 2016, : 86 - 90