mAgic-FPU and MADE: A customizable VLIW core and the modular VLIW processor architecture description environment

被引:3
|
作者
Paolucci, PS
Kajfasz, P
Bonnot, P
Candaele, B
Maufroid, D
Pastoreli, E
Ricciardi, A
Fusella, Y
Guarino, E
机构
[1] IPITEC Srl, I-00155 Rome, Italy
[2] Univ Roma La Sapienza, Dipartimento Fis, INFN Roma, I-00185 Rome, Italy
[3] Thomson CSF Commun, F-92231 Gennevilliers, France
[4] ATMEL, F-13106 Rousset, France
[5] IRIS Srl, I-00034 Colleferro, Italy
关键词
VLIW architectures; configurable cores; floating-point computation; instruction level parallelism; architectural description; languages; embedded processing;
D O I
10.1016/S0010-4655(01)00235-1
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
mAgic-FPU is the architecture of a family of VLIW cores for configurable system level integration of floating and fixed point computing power. mAgic customization permits the designer to tune basic parameters, such as the computing power/memory access ratio of the core processor, the number of available arithmetic operation per cycle, the register file size and number of port, as well as of the number of arithmetic operators. The reconfiguration. (e.g., of register file size and number of port, as well as of the number of arithmetic operators) is supported by the software environment MADE (Modular VLIW processor Architecture and Assembler Description Environment). MADE reads an architecture description file and produces a customized assembler-scheduler for the target VLIW architecture, configuring a general purpose VLIW optimizer-scheduler engine. The mAgic-FPU core architecture satisfies the requisite of portability among silicon foundries. The first members of the mAgic FPU core family architecture fit the requirements of 'Smart Antenna for Adaptive Beam-Forming processing' and 'Physical Sound Synthesis'. The first 1 GigaFlops mAgic core will run at 100 MHz within an area of 40 mm(2) in 0.25 mum ATMEL CMOS technology in first half 2002. (C) 2001 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:132 / 143
页数:12
相关论文
共 6 条
  • [1] Simulation/evaluation environment for a VLIW processor architecture
    Moreno, JH
    Moudgill, M
    Ebcioglu, K
    Altman, E
    Hall, CB
    Miranda, R
    Chen, SK
    Polyak, A
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1997, 41 (03) : 287 - 302
  • [2] A Micro-Architecture Design for the 32-bit VLIW DSP Processor Core
    Khoi-Nguyen Le-Huu
    Anh-Vu Dinh-Due
    Nguyen, Tin T.
    [J]. PROCEEDINGS OF THE 20TH ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC2014), 2014, : 46 - 51
  • [3] Towards a RISC Instruction Set Architecture for the 32-bit VLIW DSP Processor Core
    Le-Huu, Khoi-Nguyen
    Ho, Diem
    Dinh-Duc, Anh-Vu
    Vu, Thanh T.
    [J]. 2014 IEEE REGION 10 SYMPOSIUM, 2014, : 414 - 419
  • [4] VLIW-aware software optimization of AAC decoder on parallel architecture core DSP (PACDSP) processor
    Tsai, Tsung-Han
    Liu, Chun-Nan
    Hung, Jui-Hong
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (02) : 933 - 939
  • [5] A Proposed RISC Instruction Set Architecture for the MAC Unit of 32-bit VLIW DSP Processor Core
    Khoi-Nguyen Le-Huu
    Anh-Vu Dinh-Duc
    Thanh Vu
    Quoc-Minh Dang-Do
    Vy Luu
    Trong-Tu Bui
    [J]. 2014 INTERNATIONAL CONFERENCE ON COMPUTING, MANAGEMENT AND TELECOMMUNICATIONS (COMMANTEL), 2014, : 170 - 175
  • [6] The 5th Generation 28nm 8-Core VLIW Elbrus-8C Processor Architecture
    Kozhin, Aleksey S.
    Polyakov, Nikita Yu.
    Alfonso, Daniil M.
    Demenko, Roman V.
    Klishin, Pavel A.
    Kozhin, Evgeniy S.
    Slesarev, Mikhail V.
    Smirnova, Elena V.
    Smirnov, Dmitriy A.
    Smolyanov, Pavel A.
    Kostenko, Vitaliy O.
    Gruzdov, Feodor A.
    Tikhorskiy, Vladimir V.
    Sakhin, Yuli Kh.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ENGINEERING AND TELECOMMUNICATION (ENT 2016), 2016, : 86 - 90