FPGA Design and Implementation Issues of Artificial Neural Network Based PID Controllers

被引:4
|
作者
Gupta, Vikas [1 ]
Khare, K. [2 ]
Singh, R. P. [2 ]
机构
[1] Vidyavardhanis Coll Engn, Dept Elect & Telecommun, Vasai Rd W, Thana, India
[2] MAULANA Azad Natl Inst Technol, Dept Elect & Commun, Bhopal, India
关键词
FPGA; PID controller; artificial neural networks; error self-recurrent neural networks;
D O I
10.1109/ARTCom.2009.182
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper discusses implementation issues of FPGA and ANN based PID controllers. FPGA-based reconfigurable computing architectures are suitable for hardware implementation of neural networks. FPGA realization of ANNs with a large number of neurons is still a challenging task. This paper discusses the issues involved in implementation or a multi-input neuron with linear/nonlinear excitation functions using FPGA. It also suggests advantages of error self-recurrent neural networks over back propagation neural network.
引用
收藏
页码:860 / +
页数:2
相关论文
共 50 条
  • [1] Design and implementation of modular FPGA-based PID controllers
    Chan, Yuen Fong
    Moallem, M.
    Wang, Wei
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (04) : 1898 - 1906
  • [2] Design and Implementation of FPGA Based Low Power Digital PID Controllers
    Sreenivasappa, B., V
    Udaykumar, R. Y.
    [J]. 2009 INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, 2009, : 568 - 573
  • [3] Implementation of Multiple PID Controllers on FPGA
    Aboelaze, Mokhtar
    Shehata, Mohamed Ghazy
    [J]. 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 446 - 449
  • [4] A methodology to design FPGA-based PID controllers
    Lima, Joao
    Menotti, Ricardo
    Cardoso, Joao M. P.
    Marques, Eduardo
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 2577 - +
  • [5] FPGA implementation of neural network-based controllers for power electronics applications
    Bastos, JL
    Figueroa, HP
    Monti, A
    [J]. APEC 2006: TWENTY-FIRST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-3, 2006, : 1443 - 1448
  • [6] FPGA-based Convolutional Neural Network Design and Implementation
    Yan, Ruitao
    Yi, Jianjun
    He, Jie
    Zhao, Yifan
    [J]. 2023 3RD ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS TECHNOLOGY AND COMPUTER SCIENCE, ACCTCS, 2023, : 456 - 460
  • [7] FPGA Implementation of Neuron Block for Artificial Neural Network
    Li, ZhaoFang
    Huang, Yu-Jung
    Lin, Wei-Cheng
    [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [8] Artificial Neural Network Implementation in FPGA: A Case Study
    Li, Shuai
    Choi, Ken
    Lee, Yunsik
    [J]. 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 297 - 298
  • [9] Design Artificial Neural Network Using FPGA
    Ali, Haitham Kareem
    Mohammed, Esraa Zeki
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2010, 10 (08): : 88 - 92
  • [10] Flexible Modularized Artificial Neural Network Implementation on FPGA
    Cosmas, Kiruki
    Asami, Kenichi
    [J]. 2018 5TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING & MACHINE INTELLIGENCE (ISCMI), 2018, : 1 - 5