An efficient tree cache coherence protocol for distributed shared memory multiprocessors

被引:6
|
作者
Chang, YK [1 ]
Bhuyan, LN
机构
[1] Chung Hua Univ, Dept Informat Management, Hsinchu 30067, Taiwan
[2] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
cache coherence; tree-based directory protocols; shared memory; large scale multiprocessors; execution-driven simulation;
D O I
10.1109/12.755001
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Directory schemes have long been used to solve the cache coherence problem for large scale shared memory multiprocessors. In addition, tree-based protocols have been employed to reduce the directory size and the invalidation latency for a large degree of data sharing in the system. However, the existing tree-based protocols involve a very high communication overhead for maintaining a balanced tree, especially when the degree of data sharing is low. This paper presents a new tree-based cache coherence protocol which is a hybrid of the limited directory and the linked list schemes. By utilizing a limited number of pointers in the directory, the proposed protocol connects the nodes caching a shared block in a tree fashion without incurring any communication overhead. In addition to the low communication overhead. the proposed scheme also possesses the advantages of the existing bit-map and tree-based linked list protocols, namely, scalable memory requirement and logarithmic invalidation latency. We evaluate the performance of our protocol by running four applications on the Proteus execution-driven simulator. Our simulation results show that the performance of the proposed protocol is very close to that of the full-map protocol.
引用
收藏
页码:352 / 360
页数:9
相关论文
共 50 条
  • [1] A Novel Directory Based Hybrid Cache Coherence Protocol for Shared Memory Multiprocessors
    Asaduzzaman, Abu
    Chidella, Kishore K.
    [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON PHASED ARRAY SYSTEMS AND TECHNOLOGY (PAST), 2016,
  • [2] SCALABLE CACHE COHERENCE FOR SHARED-MEMORY MULTIPROCESSORS
    THAPAR, M
    DELAGI, BA
    FLYNN, MJ
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1992, 591 : 1 - 12
  • [3] SCALABLE CACHE COHERENCE FOR LARGE SHARED MEMORY MULTIPROCESSORS
    THAPAR, M
    DELAGI, B
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1990, 457 : 592 - 603
  • [4] Cache Coherence Protocols in Shared-Memory Multiprocessors
    Lian, Xiuzhen
    Ning, Xiaoxi
    Xie, Mingren
    Yu, Farong
    [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING, 2015, 17 : 286 - 289
  • [5] An efficient write update cache coherence scheme for widely shared data on shared memory multiprocessors
    Rhee, Y
    Kong, K
    [J]. 7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL II, PROCEEDINGS: COMPUTER SCIENCE AND ENGINEERING, 2003, : 378 - 382
  • [6] Cache memory coherence protocol for distributed systems
    Aguilar Castro, Jose Lisandro
    Sumoza Matos, Rodolfo Leonardo
    [J]. REVISTA TECNICA DE LA FACULTAD DE INGENIERIA UNIVERSIDAD DEL ZULIA, 2007, 30 (02): : 170 - 178
  • [7] A cache coherence protocol for distributed memory platforms
    Sumoza, Rodolfo
    Castro, Jose Aguilar
    [J]. COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2010, 25 (05): : 343 - 353
  • [8] A cache coherence protocol for distributed memory platforms
    Sumoza, Rodolfo
    Aguilar Castro, Jose
    [J]. COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2011, 26 (01): : 13 - 23
  • [9] HARDWARE APPROACHES TO CACHE COHERENCE IN SHARED-MEMORY MULTIPROCESSORS, .1.
    TOMASEVIC, M
    MILUTINOVIC, V
    [J]. IEEE MICRO, 1994, 14 (05) : 52 - 59
  • [10] HARDWARE APPROACHES TO CACHE COHERENCE IN SHARED-MEMORY MULTIPROCESSORS .2.
    TOMASEVIC, M
    MILUTINOVIC, V
    [J]. IEEE MICRO, 1994, 14 (06) : 61 - 66