An FPGA-Based Web Server for High Performance Biological Sequence Alignment

被引:2
|
作者
Liu, Ying [1 ]
Benkrid, Khaled [1 ]
Benkrid, AbdSamad [2 ]
Kasap, Server [1 ]
机构
[1] Univ Edinburgh, Inst Integrated Micro & Nano Syst, Joint Res Inst Integrated Syst, Sch Engn, Kings Bldg,Mayfield Rd, Edinburgh EH9 3J, Midlothian, Scotland
[2] Queens Univ Belfast, Sch Elect Elect Engn & Comp Sci, Belfast BT7 1NN, Antrim, North Ireland
关键词
SEARCH;
D O I
10.1109/AHS.2009.59
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents the design and implementation of the FPGA-based web server for biological sequence alignment. Central to this web-server is a set of highly parameterisable, scalable, and platform-independent FPGA cores for biological sequence alignment. The web server consists of an HTML based interface, a MySQL database which holds user queries and results, a set of biological databases, a library of FPGA configurations, a host application servicing user requests, and an FPGA coprocessor for the acceleration of the sequence alignment operation. The paper presents a real implementation of this server on an HP ProLiant DL145 server with a Celoxica RCHTX FPGA board. Compared to an optimized pure software implementation, our FPGA-based web server achieved a two order of magnitude speed-up for a pairwise protein sequence alignment application based on the Smith-Waterman algorithm. The FPGA-based implementation has the added advantage of being over 100x more energy-efficient.
引用
收藏
页码:361 / +
页数:3
相关论文
共 50 条
  • [41] High-Performance Reconfigurable Pipeline Implementation for FPGA-Based SmartNIC
    Song, Xiaoyong
    Lu, Rui
    Guo, Zhichuan
    MICROMACHINES, 2024, 15 (04)
  • [42] FPGA-based Baseband Solution for High Performance Industrial Wireless Communication
    Hao, M.
    Karsthof, L.
    Rust, J.
    Demel, J.
    Bockelmann, C.
    Dekorsy, A.
    Al Houry, A.
    Mackenthun, F.
    St Paul
    2018 IEEE 23RD INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2018,
  • [43] High-Performance FPGA-based Accelerator for Bayesian Neural Networks
    Fan, Hongxiang
    Ferianc, Martin
    Rodrigues, Miguel
    Zhou, Hongyu
    Niu, Xinyu
    Luk, Wayne
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1063 - 1068
  • [44] High Performance FPGA-based Scatter/Gather DMA Interface for PC
    Kavianipour, Hossein
    Bohm, Christian
    2012 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD (NSS/MIC), 2012, : 1517 - 1520
  • [45] An FPGA-Based High-Performance Stateful Packet Processing Method
    Lu, Rui
    Guo, Zhichuan
    MICROMACHINES, 2023, 14 (11)
  • [46] Polyphase filter approach for high performance, FPGA-based quadrature demodulation
    Langlois, JMP
    Al-Khalili, D
    Inkol, RJ
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2002, 32 (03): : 237 - 254
  • [47] A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine
    Barry Shackleford
    Greg Snider
    Richard J. Carter
    Etsuko Okushi
    Mitsuhiro Yasuda
    Katsuhiko Seo
    Hiroto Yasuura
    Genetic Programming and Evolvable Machines, 2001, 2 (1) : 33 - 60
  • [48] High performance implementation of an FPGA-based sequential DT-CNN
    Javier Martinez-Alvarez, J.
    Javier Garrigos-Guerrero, F.
    Javier Toledo-Moreo, F.
    Manuel Ferrandez-Vicente, J.
    NATURE INSPIRED PROBLEM-SOLVING METHODS IN KNOWLEDGE ENGINEERING, PT 2, PROCEEDINGS, 2007, 4528 : 1 - +
  • [49] A High-Performance FPGA-Based Depthwise Separable Convolution Accelerator
    Huang, Jiye
    Liu, Xin
    Guo, Tongdong
    Zhao, Zhijin
    ELECTRONICS, 2023, 12 (07)
  • [50] Survey on FPGA-based High-performance Programmable Data Plane
    Zhao P.
    Cheng G.
    Zhao D.-Y.
    Ruan Jian Xue Bao/Journal of Software, 2023, 34 (11): : 5330 - 5354