Data Path Refinement Algorithm in High-Level Synthesis Based on Dynamic Programming

被引:0
|
作者
Rahimi, Abbas [1 ]
Mohammadi, Siamak [1 ]
Foroughi, Aidin [1 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran 14174, Iran
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
As CMOS technology scales down into the deep-submicron domain, the cost of design, complexity and customization for Systems-On-Chip (SoCs) is rapidly increasing due to the inefficiency of traditional CAD tools. In this paper we present a new interactive refinement algorithm in high-level synthesis, based on dynamic programming, which maximizes resource optimization in data path. We start by quantifying the properties of the given application C code in terms of control data flow graph (CDFG), available parallelism and other metrics. We then apply designer guided constraints to a data path refinement algorithm for an initial data path. It attempts to reduce the number of the most expensive components while meeting the constraints. The experimental results show that not only the refined data path outperforms data paths refined by other heuristic methods, but also presents lower cost, less overhead and can be generated in less time.
引用
收藏
页码:101 / 105
页数:5
相关论文
共 50 条
  • [1] Data Path Refinement Algorithm in High-Level Synthesis Based on Dynamic Programming
    Rahimi, Abbas
    Mohammadi, Siamak
    Sarbolandi, Hamed
    [J]. 2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 640 - +
  • [2] A high-level data path allocation algorithm based on BIST testability metrics
    Yang, LT
    Muzio, J
    [J]. ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 232 - 236
  • [3] A Binding Algorithm in High-Level Synthesis for Path Delay Testability
    Yoshikawa, Yuki
    [J]. 2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 546 - 551
  • [4] Data path allocation for low power in high-level synthesis
    Zheng, YH
    Jong, CC
    Zhu, HW
    [J]. DESIGN, MODELING AND SIMULATION IN MICROELECTRONICS, 2000, 4228 : 116 - 121
  • [5] Data-path aware high-level ECO synthesis
    Shiroei, Masoud
    Alizadeh, Bijan
    Fujita, Masahiro
    [J]. INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 88 - 96
  • [6] A HIGH-LEVEL DYNAMIC-PROGRAMMING ALGORITHM FOR PROCESSING NONSERIAL LOOPED SYSTEMS
    ESOGBUE, AO
    WARSI, NA
    [J]. COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1988, 16 (10-11) : 801 - 813
  • [7] A Dynamic Programming Algorithm for High-Level Task Scheduling in Energy Harvesting IoT
    Caruso, Antonio
    Chessa, Stefano
    Escolar, Soledad
    del Toro, Xavier
    Carlos Lopez, Juan
    [J]. IEEE INTERNET OF THINGS JOURNAL, 2018, 5 (03): : 2234 - 2248
  • [8] High-level data parallel programming in promoter
    Besch, M
    Bi, H
    Enskonatus, P
    Heber, G
    Wilhelmi, M
    [J]. SECOND INTERNATIONAL WORKSHOP ON HIGH-LEVEL PARALLEL PROGRAMMING MODELS AND SUPPORTIVE ENVIRONMENTS, PROCEEDINGS, 1997, : 47 - 54
  • [9] High-level synthesis by dynamic ant
    Keinprasit, R
    Chongstitvatana, P
    [J]. INTERNATIONAL JOURNAL OF INTELLIGENT SYSTEMS, 2004, 19 (1-2) : 25 - 38
  • [10] Genetic Algorithm Based Pipeline Scheduling in High-level Synthesis
    Gao, Xiaohao
    Yoshimura, Takeshi
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,