共 50 条
- [1] Data Path Refinement Algorithm in High-Level Synthesis Based on Dynamic Programming [J]. 2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 640 - +
- [2] A high-level data path allocation algorithm based on BIST testability metrics [J]. ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 232 - 236
- [3] A Binding Algorithm in High-Level Synthesis for Path Delay Testability [J]. 2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 546 - 551
- [4] Data path allocation for low power in high-level synthesis [J]. DESIGN, MODELING AND SIMULATION IN MICROELECTRONICS, 2000, 4228 : 116 - 121
- [7] A Dynamic Programming Algorithm for High-Level Task Scheduling in Energy Harvesting IoT [J]. IEEE INTERNET OF THINGS JOURNAL, 2018, 5 (03): : 2234 - 2248
- [8] High-level data parallel programming in promoter [J]. SECOND INTERNATIONAL WORKSHOP ON HIGH-LEVEL PARALLEL PROGRAMMING MODELS AND SUPPORTIVE ENVIRONMENTS, PROCEEDINGS, 1997, : 47 - 54
- [10] Genetic Algorithm Based Pipeline Scheduling in High-level Synthesis [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,