Iterative Error Correction with Double/Triple Error Detection

被引:0
|
作者
Pfeifer, Petr [1 ]
Vierhaus, H. T. [1 ]
机构
[1] BTU Cottbus Senftenberg, Senftenberg, Germany
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Wireless communication technologies have experienced an explosive development during the last two decades, based on the concept of cellular phones. More recently, short-distance wireless communication has also been discussed as a way to connect embedded electronic systems in industrial applications. Such systems have to work under stringent real-time constraints. For industrial in-door environments, we can a changing environment that produces serious flaws in wireless communication links occasionally. Therefore we explored new ways of forward error correction, which are fast in case of low error densities, but can deliver an enhanced multi-error detection capability if needed. A scheme of step-wise error correction using single error correction (SEC) step-by-step is feasible only, if double, triple and (with a high probability) multi-bit errors and errors on parity bits are detected and not mapped into false single bit error corrections. The paper give shows ways for expanding SEC schemes towards double and triple error detection, also including the vulnerability of extra parity bits.
引用
收藏
页码:14 / 19
页数:6
相关论文
共 50 条
  • [1] Ultrafast Error Correction Codes for Double Error Detection/Correction
    Saiz-Adalid, Luis-J.
    Gil, Pedro
    Ruiz, Juan-Carlos
    Gracia-Moran, Joaquin
    Gil-Tomas, Daniel
    Baraza-Calvo, J. -Carlos
    2016 12TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2016), 2016, : 108 - 119
  • [2] Single error correction, double error detection and double adjacent error correction with no mis-correction code
    Jun, Ho-yoon
    Lee, Yong-surk
    IEICE ELECTRONICS EXPRESS, 2013, 10 (20):
  • [3] A single error correction double burst error detection code
    Bodnar, L
    Chapelle, G
    CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 1118 - 1121
  • [4] Implementing Triple Adjacent Error Correction in Double Error Correction Orthogonal Latin Squares Codes
    Reviriego, P.
    Liu, S.
    Maestro, J. A.
    Lee, S.
    Touba, N. A.
    Datta, R.
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 167 - 171
  • [5] Reducing the Cost of Triple Adjacent Error Correction in Double Error Correction Orthogonal Latin Square Codes
    Liu, Shanshan
    Reviriego, Pedro
    Xiao, Liyi
    Antonio Maestro, Juan
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (02) : 269 - 271
  • [6] On the Positional Single Error Correction and Double Error Detection in Racetrack Memories
    Saeed, Awais
    Fayyaz, Ubaid U.
    Tahir, Ahsan
    Hong, Seokin
    Mahmood, Tayyeb
    IEEE ACCESS, 2023, 11 : 18300 - 18310
  • [7] Ultrafast Codes for Multiple Adjacent Error Correction and Double Error Detection
    Saiz-Adalid, Luis-J
    Gracia-Moran, Joaquin
    Gil-Tomas, Daniel
    Baraza-Calvo, J-Carlos
    Gil-Vicente, Pedro-J
    IEEE ACCESS, 2019, 7 : 151131 - 151143
  • [8] Efficient error detection in Double Error Correction BCH codes for memory applications
    Reviriego, P.
    Argyrides, C.
    Maestro, J. A.
    MICROELECTRONICS RELIABILITY, 2012, 52 (07) : 1528 - 1530
  • [9] Implementation of iterative error detection and correction for BAN transceiver systems
    Kuang-Hao Lin
    Fu-Chi Chen
    Wireless Networks, 2023, 29 : 1771 - 1786
  • [10] Implementation of iterative error detection and correction for BAN transceiver systems
    Lin, Kuang-Hao
    Chen, Fu-Chi
    WIRELESS NETWORKS, 2023, 29 (04) : 1771 - 1786