On the Breakdown Physics of Trench-Gate Drain Extended NMOS

被引：0

作者：

Tailor, Ketankumar H. ^{[1
]}

Shrivastava, Mayank ^{[2
]}

Gossner, Harald ^{[3
]}

Baghini, Maryam Shojaei ^{[1
]}

Rao, V. Ramgopal ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India

[2] Indian Inst Sci, Dept Elect Syst Engn, Bangalore 560012, Karnataka, India

[3] Intel Mobile Commun GmbH, Munich, Germany

来源：

PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2015年

关键词：

Base-push effect; breakdown physics; drain extended NMOS (DeNMOS); input-output (I/O); mixed-signal performance; offset structure; ON-state resistance; radio frequency (RF) performance; space charge modulation; trench gate (TG);

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this work, two drain extended NMOS (DeNMOS) devices, one with only planar gate and another with both planar gate and gate in a trench under the gate-drain overlap region (called trench-gate DeNMOS) are investigated. The latter device shows improved ON-state performance due to greater space charge control with addition of trench gate. The OFF-state breakdown physics is also compared with conventional DeNMOS device. Due to greater field spreading in the trench-gate device under OFF-state conditions, a distinct base-push effect is not observed, unlike conventional device. The oxide reliability in trench-gate device improves with an additional offset in the drift region. Therefore, the trench-gate DeNMOS can be used as an alternative to improve input/output (I/O) device performance and reliability in advanced system-on-chip (SoC) applications.

引用

页码：804 / 807

页数：4

共 50 条

[21] THE EFFECT OF TRENCH-GATE OXIDE STRUCTURE ON EPROM DEVICE OPERATION
CHU, SSD
STECKL, AJ
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (06) : 284 - 286
[22] HIGH-VOLTAGE POWER MOSFETS WITH A TRENCH-GATE STRUCTURE
CHANG, HR
HOLROYD, FW
SOLID-STATE ELECTRONICS, 1990, 33 (03) : 381 - 386
[23] Reliability Improvement and Optimization of Trench Orientation of 4H-SiC Trench-Gate Oxide
Kojima, T.
Harada, S.
Ariyoshi, K.
Senzaki, J.
Takei, M.
Yonezawa, Y.
Tanaka, Y.
Okumura, H.
SILICON CARBIDE AND RELATED MATERIALS 2013, PTS 1 AND 2, 2014, 778-780 : 537 - 540
[24] Analysis and Manufacturing of GaN Trench-Gate MOSFETs with Thick Bottom Dielectric
Hao, Chunfeng
Zhou, Jiaan
Yu, Guohao
Ding, Liying
Li, Yu
Guo, Bohan
Yang, An
Xing, Runxian
Liu, Bosen
Yue, Huixin
Jiang, Jinxia
Huang, Rong
Zeng, Zhongming
Zhang, Baoshun
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2024,
[25] Modeling of MOS-Side Carrier Injection in Trench-Gate IGBTs
Lu, L.
Chen, Z.
Bryant, A.
Santi, E.
Hudgins, J. L.
Palmer, P. R.
CONFERENCE RECORD OF THE 2007 IEEE INDUSTRY APPLICATIONS CONFERENCE FORTY-SECOND IAS ANNUAL MEETING, VOLS. 1-5, 2007, : 342 - +
[26] Trench-gate LIGBT structure and two LMCT structures in SOI substrates
Disney, D.R.
Pein, H.B.
Plummer, J.D.
IEEE International Symposium on Power Semiconductor Devices & ICs, 1994, : 405 - 410
[27] Modeling of MOS-Side Carrier Injection in Trench-Gate IGBTs
Lu, Liqing
Chen, Zhiyang
Bryant, Angus
Hudgins, Jerry L.
Palmer, Patrick R.
Santi, Enrico
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2010, 46 (02) : 875 - 883
[28] Achieving Vertical Trench-Gate GaN MOSFETs Via Process Optimization
Shahin, D. I.
Anderson, T. J.
Christou, A.
GALLIUM NITRIDE AND SILICON CARBIDE POWER TECHNOLOGIES 7, 2017, 80 (07): : 139 - 145
[29] 4H-SiC Trench-gate MOSFET with JTE termination
Zhu, Zhengyun
Ren, Na
Xu, Hongyi
Liu, Li
Sheng, Kuang
2022 19TH CHINA INTERNATIONAL FORUM ON SOLID STATE LIGHTING & 2022 8TH INTERNATIONAL FORUM ON WIDE BANDGAP SEMICONDUCTORS, SSLCHINA: IFWS, 2022, : 4 - 7
[30] Modeling of Trench-Gate Type HV-MOSFETs for Circuit Simulation
Iizuka, Takahiro
Fukushima, Kenji
Tanaka, Akihiro
Kikuchihara, Hideyuki
Miyake, Masataka
Mattausch, Hans J.
Miura-Mattausch, Mitiko
IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (05): : 744 - 751

← 1 2 3 4 5 →