The design of super high speed digital signal processor basing on muti-DSPs

被引：0
|
作者：
Duan, JB [1 ]
Ma, YF [1 ]
Shan, T [1 ]
Tao, R [1 ]
机构：
[1] Beijing Inst Technol, Dept Elect Engn, Beijing 100081, Peoples R China
来源：
ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
TH7 [仪器、仪表];
学科分类号：
0804 ; 080401 ; 081102 ;
摘要：
This paper describes a kind of digital signal processor board based on muti-DSPs. Five pieces of TMS320C6000 DSPs and a piece of FPGA are used on the board. The characteristic of this system is super high-speed computing, high-speed communication, flexible configuration and strong compatibility.
引用
收藏
页码：1439 / 1442
页数：4
相关论文
共 50 条
  • [1] A 100 MIPS high speed and low power digital signal processor
    Takahashi, H
    Abiko, S
    Mizushima, S
    Ozawa, Y
    Tashiro, K
    Muramatsu, S
    Fusumada, M
    Todoroki, A
    Tanaka, Y
    Itoigawa, M
    Morioka, I
    Mizuno, H
    Kojima, M
    Naso, G
    Ego, E
    Chirat, F
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (12): : 1546 - 1552
  • [2] A circuit library for low power and high speed digital signal processor
    Takahashi, H
    Abiko, S
    Mizushima, S
    Ozawa, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (12) : 1717 - 1725
  • [3] 100 MIPS high speed and low power Digital Signal Processor
    Texas Instruments Japan Ltd, Tokyo, Japan
    IEICE Trans Electron, 12 (1546-1552):
  • [4] A Novel Design of High-speed Multi-port Memory Interface for Digital Signal Processor
    Zhao, Pengwei
    Jia, Xiaoling
    Zhang, Zhifeng
    Ren, Haoqi
    Tong, Mei Song
    2021 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS 2021), 2021, : 2113 - 2118
  • [5] A Survey on Design of Digital Signal Processor
    Savadi, Anuradha
    Yanamshetti, Raju
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 2483 - 2486
  • [6] Design and Simulation on High Speed FFT Processor in Radar Signal Processing
    Li, Shunxin
    Mo, Yufan
    ADVANCED BUILDING MATERIALS AND STRUCTURAL ENGINEERING, 2012, 461 : 333 - 337
  • [7] HIGH-SPEED MICROPROGRAMMABLE DIGITAL SIGNAL PROCESSOR EMPLOYING DISTRIBUTED ARITHMETIC
    ZEMAN, J
    NAGLE, HT
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (02) : 134 - 144
  • [8] HIGH-SPEED MICROPROGRAMMABLE DIGITAL SIGNAL PROCESSOR EMPLOYING DISTRIBUTED ARITHMETIC
    ZEMAN, J
    NAGLE, HT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (01) : 70 - 80
  • [9] DESIGN OF A DIGITAL SIGNAL PROCESSOR BASED DIGITAL CONTROLLER
    KAYE, ME
    SMITH, T
    PROCEEDINGS : THE TWENTY-FIRST SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1989, : 353 - 358
  • [10] SIGNAL PROCESSOR DESIGN FOR DIGITAL SUBSCRIBER LOOPS
    MIKI, N
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1813 - 1816
12345