共 50 条
- [36] Low-IF topologies for high-performance analog front ends of fully integrated receivers IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (03): : 269 - 282
- [37] A completely integrated low jitter CMOS PLL for analog front ends in system on chip environment ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 360 - 365
- [38] Fully integrated receiver front-ends for cell-phones in deep submicron CMOS 2006 IEEE Radio Frequency Integrated Circuits Symposium, 2006, : 281 - 284
- [39] Fully integrated receiver front-ends for cell-phones in deep submicron CMOS 2006 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Digest of Papers, 2006, : 319 - 322
- [40] Highly Integrated and Tunable RF Front-Ends for Reconfigurable Multi-Band Transceivers IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,