A new method to predict delamination in electronic packages

被引:0
|
作者
Fan, HB [1 ]
Wong, CKY [1 ]
Yuen, MMF [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Mech Engn, Kowloon, Hong Kong, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Interfacial delamination, due to the presence of dissimilar material systems, is one of the primary concerns in electronic package design. The mismatch in coefficient of thermal expansion between the different layers in the packages can generate high interfacial stresses due to thermal loading during fabrication and assembly. The present study is focused on the delamination at the Epoxy Molding Compound (EMC)/copper interface. Different EMC materials molded on copper leadframe were tested with different shear height. The stresses at the interface were evaluated using data from the button shear test (BST). Conventional failure criteria are not able to explain the stress results observed from the button shear test data. In this study, a multi-scale model was built to determine the interfacial energy between EMC and copper substrate. The interfacial material properties were evaluated from the interaction energy between EMC and Cu substrate. The interaction of EMC and Cu can be measured using the atomic force microscope (AFM). The force-distance curve obtained directly from AFM measurement is used to determine the interfacial material properties. The properties were input to the multi-scale model. Experimental force from the BST was applied to the model. The interfacial tensile stress and shear stress were evaluated and were used to calculate the interfacial energy. An energy-based failure criterion for delamination was set up. In order to benchmark the delamination failure criterion, two electronic packages, SOT #1 and SOT #2 were studied to investigate delamination in the soldering reflow process. Based on the proposed method, the predicted results were found to be consistent with those from C-SAM measurement.
引用
收藏
页码:145 / 150
页数:6
相关论文
共 50 条
  • [21] Delamination control in electronic packaging using the energy method
    Fan, HB
    Tang, HB
    Yuen, MMF
    Chan, PCH
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 703 - 707
  • [22] Understanding delamination for fast development of reliable packages for automotive applications. A consideration of robustness for new packages based on simulation
    Pufall, R.
    Goroll, M.
    Reuther, G. M.
    2014 15TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2014,
  • [23] Moire interferometry/termovision method for electronic packages testing
    Salbut, L
    Kujawinska, M
    OPTICAL INSPECTION AND MICROMEASUREMENTS II, 1997, 3098 : 10 - 17
  • [24] Method based on singularity theory to predict edge delamination of laminates
    Universite P. et M. Curie, Paris, France
    Int J Fract, 1 (105-120):
  • [25] Mechanical fatigue test method for chip/underfill delamination in flip-chip packages
    Hirohata, K
    Kawamura, N
    Mukai, M
    Kawakami, T
    Aoki, H
    Takahashi, K
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (03): : 217 - 222
  • [26] A method based on singularity theory to predict edge delamination of laminates
    Leguillon, D
    INTERNATIONAL JOURNAL OF FRACTURE, 1999, 100 (01) : 105 - 120
  • [27] A method based on singularity theory to predict edge delamination of laminates
    D. Leguillon
    International Journal of Fracture, 1999, 100 : 105 - 120
  • [28] Evaluating delamination in molded packages with Process Simulation
    Subramanian, N. R.
    Dexter, Reynoso
    Joel, Fabricante
    Mohamad, Yazid
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 811 - 814
  • [29] Experimental and Modeling Study on Delamination Risks for Refinished Electronic Packages Under Hot Solder Dip Loads
    Stoyanov, Stoyan
    Bailey, Chris
    Stewart, Paul
    Parker, Mike
    Roulston, John F.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (03): : 502 - 515
  • [30] Boundary element analysis of delamination in IC packages
    Tay, AAO
    Lee, KH
    Lim, KM
    2ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 153 - 159