Design of a 6 bit 1.25 GS/s DAC for WPAN

被引：7

作者：

Jung, Jaejin ^{[1
,4
]}

Baek, Kwang-Hyun ^{[2
]}

Lim, Shin-Il ^{[3
,4
]}

Kim, Suki ^{[1
]}

Kang, Sung-Mo ^{[4
]}

机构：

[1] Korea Univ, Sch Elect Engn, Seoul, South Korea

[2] Chung Ang Univ, Sch Elect & Elect Engn, Seoul, South Korea

[3] Seokyeong Univ, Dept Comp Engn, Seoul, South Korea

[4] Univ Calif, Sch Engn, Merced, CA 95343 USA

来源：

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年

关键词：

D O I：

10.1109/ISCAS.2008.4541904

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a 6 bit 1.25GS/s DAC for WPAN transceivers. The proposed DAC is designed with a current steering segmented 2+4 architecture to achieve low power consumption and a small die area. A master-slave deglitch circuit and regulated cascode current sources are proposed to improve the dynamic performance of the DAC. The DAC, implemented in a 0.18um CMOS technology, shows a SFDR of 49.4dB at the output signal of 551MHz. The prototype DAC consumes 6mW for a Nyquist sinusoidal output signal at a sampling rate of 1.25GHz with the supply voltage of 1.8V. The active area of the chip is 0.0576mm(2).

引用

页码：2262 / +

页数：2

共 50 条

[31] 12-bit 2.6 GS/s RF DAC based on return-to-zero technology
Li Xiaopeng
Wang Zhigong
Zhang Yi
Zhang Youtao
Zhang Min
The Journal of China Universities of Posts and Telecommunications, 2019, (04) : 36 - 42
[32] A 14-Bit 2.8GS/s DAC with DTIRZ technique in 65 nm CMOS
Su, Xiaobo
Yu, Zongguang
Jiang, Yingdan
Jiao, Zihao
Zhao, Lin
Chen, Zhenhai
Zhang, Hong
IEICE ELECTRONICS EXPRESS, 2021, 18 (06)
[33] An 8-bit 100-GS/s distributed DAC in 28-nm CMOS
Huang, Hao
Heilmeyer, Johannes
Groezing, Markus
Berroth, Manfred
2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 65 - 68
[34] A 12-bit 4GS/s DAC based on CMOS/InP heterogeneous integration
Qi, Qian
Wang, Ming
Yang, Yanhui
Hu, Hongfei
Guo, Yufeng
Li, Xiaopeng
Zhang, Youtao
Zhang, Yi
2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 201 - 204
[35] A 2-GS/s 3-bit ΔΣ-modulated DAC with tunable bandpass mismatch shaping
Kaplan, TS
Jensen, JF
Fields, CH
Chang, MCF
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (03) : 603 - 610
[36] 12-bit 2.6 GS/s RF DAC based on return-to-zero technology
Li Xiaopeng
Wang Zhigong
Zhang Yi
Zhang Youtao
Zhang Min
TheJournalofChinaUniversitiesofPostsandTelecommunications, 2019, 26 (04) : 36 - 42
[37] Digital post-calibration of a 5-bit 1.25 GS/s flash ADC附视频
杨阳
赵显利
仲顺安
李国峰
半导体学报, 2012, (02) : 122 - 126
[38] A 24-GS/s 6-bit R-2R Current-Steering DAC in InP HBT Technology
Nagatani, Munehiko
Nosaka, Hideyuki
Yamanaka, Shogo
Sano, Kimikazu
Murata, Koichi
IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (08): : 1279 - 1285
[39] A 3.25 GS/s 4-Tap Analog FIR Filter Design with Coefficient Control using 6-bit Split-Capacitor DAC as a Tunable Coefficient Multiplier
Park, Shinwoong
Shin, Dongseok
Koh, Kwang-jin
Raman, Sanjay
2016 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS), 2016,
[40] A 14-bit 1-GS/s DAC with a programmable interpolation filter in 65 nm CMOS
Qi, Zhao
Ran, Li
Dong, Qiu
Ting, Yi
Liu, Bill Yang
Hong Zhiliang
JOURNAL OF SEMICONDUCTORS, 2013, 34 (02)

← 1 2 3 4 5 →