Evaluation of 2D Negative-Capacitance FETs for Low-Voltage SRAM Applications

被引:0
|
作者
Tseng, Kuei-Yang [1 ]
You, Wei-Xiang
Su, Pin
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
关键词
D O I
10.1109/vlsi-tsa.2019.8804704
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, we comprehensively evaluate and analyze the stability and performance of 6T SRAM cells using 2D MFIS-type negative capacitance FETs (2D-NCFETs) based on the IRDS 2030 node with 10-nm gate length. Our results indicate that 2D-NCFETs possess better RSNM than the 2D-FET counterpart under low supply voltages. Our study also shows that 2D-NCFETs have better WSNM except for V-DD = 0.2V due to the existence of hysteresis loop in write curve during write operation. By using write-assist circuits or back-gating techniques, we demonstrate that the WSNM of 2D-NCFETs can be significantly improved. We further analyze the performance of read and write operations, and 2D-NCFETs have been found to possess better performance than 2D-FETs.
引用
收藏
页数:2
相关论文
共 50 条
  • [31] Modelling of low-voltage cardioversion using 2D isotropic models of the cardiac tissue
    Pravdin, Sergei F.
    Nezlobinsky, Timur V.
    Panfilov, Alexander V.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE DAYS ON DIFFRACTION (DD) 2017, 2017, : 276 - 281
  • [32] A Novel Capacitance-Coupling-Triggered SCR for Low-Voltage ESD Protection Applications
    Li, Mingliang
    Dong, Shurong
    Liou, Juin J.
    Song, Bo
    Han, Yan
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (10) : 1089 - 1091
  • [33] Metal node contact TFT SRAM cell for high-speed, low-voltage applications
    Son, KS
    Kwon, SW
    Lee, YJ
    Kim, DH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (04) : 805 - 806
  • [34] Tuning the hysteresis voltage in 2D multilayer MoS2 FETs
    Jiang, Jie
    Zheng, Zhouming
    Guo, Junjie
    PHYSICA B-CONDENSED MATTER, 2016, 498 : 76 - 81
  • [35] Design and Evaluation of a Differential Switching Gate for Low-Voltage Applications
    Natsui, Masanori
    Kashiuchi, Kiyohiro
    Hanyu, Takahiro
    2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 146 - 151
  • [36] Performance Evaluation of Doped Titanium Oxide for Low-Voltage Applications
    Begum, Shahida
    Daud, Ida Rasyada
    Ramasamy, Agileswari
    INTERNATIONAL JOURNAL OF APPLIED CERAMIC TECHNOLOGY, 2015, 12 (06) : 1189 - 1198
  • [37] Design Space Exploration Considering Back-Gate Biasing Effects for 2D Negative-Capacitance Field-Effect Transistors
    You, Wei-Xiang
    Su, Pin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (08) : 3476 - 3481
  • [38] Effects of Gate Stack Composition and Thickness in 2-D Negative Capacitance FETs
    Lin, Yuh-Chen
    McGuire, Felicia
    Noyce, Steven
    Williams, Nicholas
    Cheng, Zhihui
    Andrews, Joseph
    Franklin, Aaron D.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 645 - 649
  • [39] Effect of Seed Layer on Gate-All-Around Poly-Si Nanowire Negative-Capacitance FETs With MFMIS and MFIS Structures: Planar Capacitors to 3-D FETs
    Lee, Shen-Yang
    Chen, Han-Wei
    Shen, Chiuan-Huei
    Kuo, Po-Yi
    Chung, Chun-Chih
    Huang, Yu-En
    Chen, Hsin-Yu
    Chao, Tien-Sheng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (02) : 711 - 716
  • [40] Fabrication of High-Gain CMOS Inverter Based on Ambipolar WSe2 Negative-Capacitance FETs With Ferroelectric HfZrAlO as Gate Dielectric
    Tao, Xinge
    Jiang, Weichao
    Liu, Lu
    Xu, Jing-Ping
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 2203 - 2209