FPGA implementation of the Pixel Purity Index algorithm

被引:4
|
作者
Lavenier, D [1 ]
Theiler, J [1 ]
Szymanski, J [1 ]
Gokhale, M [1 ]
Frigo, J [1 ]
机构
[1] Univ Calif Los Alamos Natl Lab, Los Alamos, NM 87545 USA
关键词
hyperspectral; dot-product; Pixel Purity; FPGA; streams-c; high level synthesis;
D O I
10.1117/12.402525
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The Pixel Purity Index: (PPI) is an algorithm employed in remote sensing for analyzing hyperspectral images. Particularly for low-resolution imagery, a single pixel usually covers several different materials, and its observed spectrum is (to a good approximation) a linear combination of a few pure spectral shapes. The PPI algorithm tries to identify these pure spectra by assigning a pixel purity index to each pixel in the image; the spectra for those pixels with a high index value are candidates for basis elements in the image decomposition. The PPT algorithm is extremely time consuming but is a good candidate for parallel hardware implementation due to its high volume of independent dot-product calculations. This article presents two parallel architectures we have developed and implemented on the Wildforce board. The first one is based on bit-serial arithmetic operators and the second deals with standard operators. Speed-up factors of up to 80 have been measured for these hand-coded architectures. In addition,the second version has been synthesized with the Streams-C compiler. The compiler translates a high level algorithm expressed in a parallel C extension into synthesizable VHDL. This comparison provides an interesting way of estimating the tradeoff between a traditional approach which tailors the design to get optimal performance and a fully automatic approach which aims to generate a correct design in minimal time.
引用
收藏
页码:30 / 41
页数:12
相关论文
共 50 条
  • [41] FPGA implementation of a fast MDCT algorithm
    Simlastik, Martin
    Malik, Peter
    Pikula, Tomas
    Balaz, Marcel
    [J]. PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 228 - +
  • [42] FPGA Implementation of JADE ICA Algorithm
    Hong, Timothy S.
    Kim, Joonwan
    [J]. 2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 31 - 32
  • [43] FPGA Implementation of an Optimized NLMS Algorithm
    Stanciu, Cristian
    Anghel, Cristian
    Paleologu, Constantin
    Ciochina, Silviu
    Benesty, Jacob
    [J]. 2016 12TH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS (ISETC'16), 2016, : 273 - 276
  • [44] FPGA implementation of a robot control algorithm
    Takaki, Yusuke
    Nagasu, Kohei
    Abiko, Shin
    Watanabe, Minoru
    Sano, Kentaro
    [J]. 2019 24TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION (ETFA), 2019, : 1571 - 1574
  • [45] AES Algorithm Optimization and FPGA Implementation
    Liu, Yufeng
    Xu, Xiangyang
    Su, Hao
    [J]. 2019 3RD INTERNATIONAL WORKSHOP ON RENEWABLE ENERGY AND DEVELOPMENT (IWRED 2019), 2019, 267
  • [46] Improved DDA Algorithm and FPGA Implementation
    Wang, Yi-Xuan
    Wen, Quan-Gang
    Yin, He
    Hao, Zhi-Gang
    Dong, Xin-Zheng
    [J]. 2016 INTERNATIONAL CONFERENCE ON MECHANICS DESIGN, MANUFACTURING AND AUTOMATION (MDM 2016), 2016, : 139 - 145
  • [47] A hardware implementation in FPGA of the Rijndael algorithm
    Chitu, C
    Chien, D
    Chien, C
    Verbauwhede, I
    Chang, F
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
  • [48] Parallel FPGA implementation of DCD algorithm
    Liu, Jie
    Quan, Zhi
    Zakharov, Yuriy
    [J]. PROCEEDINGS OF THE 2007 15TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, 2007, : 331 - +
  • [49] Hough transform algorithm for FPGA implementation
    Tagzout, S
    Achour, K
    Djekoune, O
    [J]. SIGNAL PROCESSING, 2001, 81 (06) : 1295 - 1301
  • [50] FPGA implementation of a modified AFT algorithm
    Zhao, YQ
    Wu, ZL
    Ren, GH
    Gu, XM
    [J]. PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, VOL 3, 2002, : 563 - 566