A Combinational Power Analysis Method against Cryptographic Hardware

被引:2
|
作者
Guo Zheng [1 ,3 ]
Gu Dawu [1 ]
Lu Haining [1 ]
Liu Junrong [1 ,3 ]
Xu Sen [1 ]
Bao Sigang [2 ]
Gu Haihua [2 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China
[2] Shanghai Huahong Integrated Circuit Co Ltd, Shanghai 201203, Peoples R China
[3] Shanghai Viewsource Informat Sci & Technol Co Ltd, Shanghai 200241, Peoples R China
基金
中国国家自然科学基金;
关键词
cryptographic hardware; side channel attack; power analysis; combinational logic;
D O I
10.1109/CC.2015.7084387
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
Power analysis is a non-invasive attack against cryptographic hardware, which effectively exploits runtime power consumption characteristics of circuits. This paper proposes a new power model which combines Hamming Distance model and the model based on the template value of power consumption in combinational logic circuit. The new model can describe the power consumption characteristics of sequential logic circuits and those of combinational logic as well. The new model can be used to improve the existing power analysis methods and detect the information leakage of power consumption. Experimental results show that, compared to CPA(Correlation Power Analysis) method, our proposed attack which adopt the combinational model is more efficient in terms of the number of required power traces.
引用
收藏
页码:99 / 107
页数:9
相关论文
共 50 条
  • [1] A Combinational Power Analysis Method against Cryptographic Hardware
    GUO Zheng
    GU Dawu
    LU Haining
    LIU Junrong
    XU Sen
    BAO Sigang
    GU Haihua
    [J]. China Communications, 2015, (01) : 99 - 107
  • [2] A Combinational Power Analysis Method against Cryptographic Hardware
    GUO Zheng
    GU Dawu
    LU Haining
    LIU Junrong
    XU Sen
    BAO Sigang
    GU Haihua
    [J]. 中国通信., 2015, 12 (01) - 107
  • [3] Vulnerability modeling of cryptographic hardware to power analysis attacks
    Moradi, Amir
    Salmasizadeh, Mahmoud
    Shalmani, Mohammad Taghi Manzuri
    Eisenbarth, Thomas
    [J]. INTEGRATION-THE VLSI JOURNAL, 2009, 42 (04) : 468 - 478
  • [4] Research on Power Analysis Against Software-based and Hardware-based Cryptographic Circuits
    Sun, Wei
    Liu, Jun-Rong
    Gu, Da-Wu
    Guo, Zheng
    Xie, Jun
    Ma, Bo
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND COMMUNICATION ENGINEERING (CSCE 2015), 2015, : 10 - 18
  • [5] Lightweight Protection of Cryptographic Hardware Accelerators against Differential Fault Analysis
    Lasheras, Ana
    Canal, Ramon
    Rodriguez, Eva
    Cassano, Luca
    [J]. 2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,
  • [6] Enhancing power analysis attacks against cryptographic devices
    Bucci, M.
    Giancane, L.
    Luzzi, R.
    Marino, M.
    Scotti, G.
    Trifiletti, A.
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2008, 2 (03) : 298 - 305
  • [7] A method of implanting combinational hardware Trojan based on evolvable hardware
    Liu, Lijun
    Wang, Tao
    Wang, Xiaohan
    He, Tianyu
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2021, 93
  • [8] A Chaotic Cryptographic System against Power Analysis Attack
    Luo, Yuling
    Li, Tianhao
    Xiao, Dingwei
    Qiu, Senhui
    [J]. Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2022, 49 (04): : 47 - 57
  • [9] Enhancing power analysis attacks against cryptographic devices
    Bucci, M.
    Giancane, L.
    Luzzi, R.
    Scotti, G.
    Trifiletti, A.
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2905 - 2908
  • [10] A BDD based Secure Hardware Design Method to Guard Against Power Analysis Attacks
    De, Partha
    Banerjee, Kunal
    Mandal, Chittaranjan
    [J]. 18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,