An RC Oscillator With Comparator Offset Cancellation

被引:91
|
作者
Paidimarri, Arun [1 ]
Griffith, Danielle [2 ]
Wang, Alice [3 ]
Burra, Gangadhar [4 ]
Chandrakasan, Anantha P. [1 ]
机构
[1] MIT, 77 Massachusetts Ave, Cambridge, MA 02139 USA
[2] Texas Instruments Inc, Dallas, TX 75243 USA
[3] Mediatek, Hsinchu 300, Taiwan
[4] Qualcomm, San Jose, CA 95110 USA
关键词
Allan deviation; Allan variance; crystal replacement; guard time; offset cancellation; RC oscillator; Schmitt trigger; startup time; temperature stability; timing accuracy; ACHIEVABLE PHASE NOISE; CMOS;
D O I
10.1109/JSSC.2016.2559508
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully-integrated 18.5 kHz RC time-constant-based oscillator is designed in 65 nm CMOS for sleep-mode timers in wireless sensors. A comparator offset cancellation scheme achieves 4x to 25x temperature stability improvement, leading to an accuracy of +/- 0.18% to +/- 0.55% over -40 to 90 degrees C. Subthreshold operation and low-swing oscillations result in ultra-low power consumption of 130 nW. The architecture also provides timing noise suppression, leading to 10x reduction in long-term Allan deviation. It is measured to have a stability of 20 ppm or better for measurement intervals over 0.5 s. The oscillator also has a fast startup-time, with the period settling in 4 cycles.
引用
收藏
页码:1866 / 1877
页数:12
相关论文
共 50 条
  • [21] AMPLITUDE CONTROL IN A TWIN-T BRIDGE RC-OSCILLATOR USING A WINDOW COMPARATOR
    FILANOVSKY, IM
    STROMSMOE, KA
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1986, 61 (02) : 197 - 206
  • [22] Design of Comparator with Offset Cancellation for 12-bit 1.6MS/s Successive Approximation ADC
    Majid, Hasmayadi Abdul
    Yusoff, Yuzman
    2015 IEEE INTERNATIONAL CIRCUITS AND SYSTEMS SYMPOSIUM (ICSYS), 2015, : 40 - 43
  • [23] COMPARATOR WITH AUTOMATIC OFFSET CORRECTION.
    Zhukov, A.V.
    Makhov, V.N.
    Instruments and experimental techniques New York, 1980, 23 (4 pt 1): : 928 - 930
  • [24] A Low-Power High-Precision Comparator With Time-Domain Bulk-Tuned Offset Cancellation
    Lu, Junjie
    Holleman, Jeremy
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (05) : 1158 - 1167
  • [25] A 10 Gs/s latched comparator witch dynamic offset cancellation in 28 nm FD-SOI process
    Jaworski, Zbigniew
    ELECTRON TECHNOLOGY CONFERENCE 2016, 2016, 10175
  • [26] Offset Cancellation in Incremental ΔΣ ADCs
    Kaesser, Paul
    Ismail, Omar
    Wiens, David-Peter
    Ortmanns, Maurits
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [27] A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background
    王晓飞
    张鸿
    张杰
    杜鑫
    郝跃
    Journal of Semiconductors, 2016, (03) : 85 - 91
  • [28] A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background
    王晓飞
    张鸿
    张杰
    杜鑫
    郝跃
    Journal of Semiconductors, 2016, 37 (03) : 85 - 91
  • [29] A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background
    Wang Xiaofei
    Zhang Hong
    Zhang Jie
    Du Xin
    Hao Yue
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (03)
  • [30] A current-subtraction-type offset-cancellation technique for comparator circuit and its application for flash-type ADC
    Ono, Koichi
    Segami, Masahiro
    Hotta, Masao
    IEEJ Transactions on Electronics, Information and Systems, 2009, 129 (08) : 1465 - 1470