CMOS Current-Mode PWL Implementation using MAX and MIN Operators

被引：0

作者：

Cinco-Izquierdo, O. J. ^{[1
]}

Sanz-Pascual, M. T. ^{[1
]}

Hernandez, L. ^{[1
]}

de la Cruz-Blas, C. A. ^{[2
]}

机构：

[1] Inst Nacl Astrofis Opt & Elect INAOE, Elect Dept, Puebla, Mexico

[2] Univ Publ Navarra UPNA, Dept Elect & Elect Engn, Pamplona, Spain

来源：

2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2017年

关键词：

Current-mode; PWL approximation; Winner-Take-All; Loser-Take-All; exponential function; logarithmic function;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this manuscript a novel current-mode technique to implement generic Piecewise-Linear (PWL) functions is presented. The main characteristic of the proposed circuits is that errors are not accumulated by adding linear segments; instead they are local, providing more robust designs. The proposed circuits are designed in a standard 0.18 mu m CMOS process with 1.8V power supply. Their operation is based on high precision current mirrors, Winner-Take-All (WTA) and Loser-Take-All (LTA) architectures. Robustness was verified by Monte Carlo analysis and temperature variations from -40 degrees C to 80 degrees C.

引用

页数：4

共 50 条

[41] CMOS FET companding current-mode integrator
Takai, N
Kimura, A
Fujii, N
APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 17 - 20
[42] CURRENT-MODE CMOS QUATERNARY MUTIPLIER CIRCUIT
CHU, WS
CURRENT, W
ELECTRONICS LETTERS, 1995, 31 (04) : 267 - 268
[43] A CMOS current-mode multiplier/divider circuit
Baturone, I
Sanchez-Solano, S
Huertas, JL
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 520 - 523
[44] MTL-based implementation of current-mode CMOS RMS-to-DC converters
Shaterian, Mostafa
Twigg, Christopher M.
Azhari, Javad
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (06) : 793 - 805
[45] Current-mode CMOS image sensor using lateral bipolar phototransistors
Huang, Y
Hornsey, RI
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2570 - 2573
[46] Current-mode CMOS adders using multiple-valued logic
Radanovic, B
Syrzycki, M
1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 190 - 193
[47] CMOS implementation of a current-mode fully programmable interval type-2 fuzzifier
Mesri, Alireza
Mahdipour, Mahmoud
Khoei, Abdollah
Hadidi, Khayrollah
JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2015, 29 (04) : 1289 - 1299
[48] Averaging circuit for switching power converters control:: A CMOS current-mode integrated implementation
Villar, G
Alarcón, E
Martínez, H
Biel, D
Vidal, E
Poveda, A
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 269 - 272
[49] IMPLEMENTING NEURAL ARCHITECTURES USING CMOS CURRENT-MODE VLSI CIRCUITS
TANG, Z
ISHIZUKA, O
MATSUMOTO, H
IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (05): : 1329 - 1336
[50] Analogue CMOS, low-voltage, current-mode implementation of digital logic gates
Abuelma'atti, MT
Al-Absi, MA
ELECTRONICS WORLD, 2005, 111 (1833): : 20 - 23

← 1 2 3 4 5 →