Low-Frequency Noise in Vertically Stacked Si n-Channel Nanosheet FETs

被引:22
|
作者
de Oliveira, Alberto V. [1 ]
Veloso, Anabela [2 ]
Claeys, Cor [3 ]
Horiguchi, Naoto [2 ]
Simoen, Eddy [2 ]
机构
[1] Univ Tecnol Fed Parana UTFPR, Dept Elect Engn, BR-85902490 Toledo, Brazil
[2] IMEC, B-3001 Heverlee, Belgium
[3] Katholieke Univ Leuven KU Leuven, Dept Elect Engn, B-3001 Heverlee, Belgium
关键词
Carrier number fluctuations; flicker noise; gate-all-around; silicon device; input-referred voltage power spectral density; low-frequency-noise; n-channel; oxide trap density; power spectral density; NANOWIRE TRANSISTORS; 1/F NOISE; ORIENTATION; DENSITY; IMPACT; METAL;
D O I
10.1109/LED.2020.2968093
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This manuscript presents a systematic low-frequency noise analysis of inversion-mode vertically stacked silicon n-channel nanosheet MOSFETs on bulk wafers. Flicker noise due to carrier number fluctuations is shown as the dominant noise source, which is in line with previous reported studies on gate-all-around (GAA) nanowire nMOSFETs. In addition, the benchmark points out that the vertical stacking approach does not deteriorate the oxide trap density, since its normalized input-referred voltage noise Power Spectral Density at flat-band is lower compared to the data on non-stacked horizontal nanowire nMOSFETs. Another finding is that the Coulomb scattering mechanism dominates the mobility.
引用
收藏
页码:317 / 320
页数:4
相关论文
共 50 条
  • [1] Low-Frequency Noise Assessment of Vertically Stacked Si n-Channel Nanosheet FETs With Different Metal Gates
    Oliveira, Alberto
    Veloso, Anabela
    Claeys, Cor
    Horiguchi, Naoto
    Simoen, Eddy
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (11) : 4802 - 4807
  • [2] Refined DC and Low-Frequency Noise Characterization at Room and Cryogenic Temperatures of Vertically Stacked Silicon Nanosheet FETs
    Cretu, Bogdan
    Veloso, Anabela
    Simoen, Eddy
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (01) : 254 - 260
  • [3] Low-Frequency Noise Characteristics in SONOS Flash Memory With Vertically Stacked Nanowire FETs
    Bang, Tewook
    Lee, Byung-Hyun
    Kim, Choong-Ki
    Ahn, Dae-Chul
    Jeon, Seung-Bae
    Kang, Min-Ho
    Oh, Jae-Sub
    Choi, Yang-Kyu
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (01) : 40 - 43
  • [4] Origin of the low-frequency noise in n-channel FinFETs
    Theodorou, C. G.
    Fasarakis, N.
    Hoffman, T.
    Chiarella, T.
    Ghibaudo, G.
    Dimitriadis, C. A.
    SOLID-STATE ELECTRONICS, 2013, 82 : 21 - 24
  • [5] Low-Frequency Noise Characterization of Germanium n-Channel FinFETs
    de Oliveira, Alberto, V
    Xie, Duan
    Arimura, Hiroaki
    Boccardi, Guillaume
    Collaert, Nadine
    Claeys, Cor
    Horiguchi, Naoto
    Simoen, Eddy
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2872 - 2877
  • [6] Detailed low frequency noise assessment on GAA NW n-channel FETs
    Cretu, B.
    Bordin, A.
    Simoen, E.
    Hellings, G.
    Linten, D.
    Claeys, C.
    SOLID-STATE ELECTRONICS, 2021, 181
  • [7] Low-Frequency Noise in Triple-Gate n-Channel Bulk FinFETs
    Simoen, E.
    Aoulaiche, M.
    Collaert, N.
    Claeys, C.
    2011 21ST INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2011, : 127 - 130
  • [8] Low-frequency noise investigation of n-channel 3D devices
    Cano de Andrade, Maria Gloria
    Martino, Joao Antonio
    Simoen, Eddy
    Claeys, Cor
    MICROELECTRONIC ENGINEERING, 2015, 147 : 122 - 125
  • [9] Low temperature investigation of n-channel GAA vertically stacked silicon nanosheets
    Cretu, Bogdan
    Veloso, Anabela
    Simoen, Eddy
    2021 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2021,
  • [10] Investigation of Low-Frequency Noise in N-Channel FinFETs From Weak to Strong Inversion
    Wei, Chengqing
    Xiong, Yong-Zhong
    Zhou, Xing
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (11) : 2800 - 2810