共 50 条
- [11] A Scheduling and Binding Heuristic for High-Level Synthesis of Fault-Tolerant FPGA Applications PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 202 - 209
- [12] Reliability-aware Operation Chaining in High Level Synthesis 2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
- [14] A Floorplan-Aware High-level Synthesis Algorithm for Multiplexer Reduction Targeting FPGA Designs 2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 244 - 247
- [15] Hyperblock Scheduling for Verified High-Level Synthesis PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2024, 8 (PLDI):
- [16] Equivalence Checking of Scheduling in High-Level Synthesis PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 257 - 262
- [17] Accelerating RNN on FPGA with Efficient Conversion of High-Level Designs to RTL 2019 IEEE INTERNATIONAL CONFERENCE ON BIG DATA (BIG DATA), 2019, : 3355 - 3364
- [18] Validating GCSE in the scheduling of high-level synthesis 2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 211 - 216
- [19] SCHEDULING AND BINDING ALGORITHMS FOR HIGH-LEVEL SYNTHESIS 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 1 - 6
- [20] Learning to Compare Hardware Designs for High-Level Synthesis PROCEEDINGS OF THE 2024 ACM/IEEE INTERNATIONAL SYMPOSIUM ON MACHINE LEARNING FOR CAD, MLCAD 2024, 2024,