DOUBLE SIDE SYSTEM IN PACKAGE DEVELOPMENT CHALLENGE FOR HETEROGENEOUS INTEGRATION

被引:0
|
作者
Kao, Feng [1 ]
Wang, Yu-Po [1 ]
Wang, Davidlion [1 ]
Tsai, Jensen [1 ]
Tsai, Mike [1 ]
Chiu, Ryan [1 ]
He, Eric [1 ]
机构
[1] Siliconware Precis Ind Co Ltd, Taichung, Taiwan
关键词
Double side SiP; Heterogeneous integration;
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
A Abstracts should be about 200 words. All running text, including the abstract, should be right-justified, in two columns, single-spaced, and in Times New Roman size 10 font. Abstracts - With consumer functionality increasing, more and more active die and passive component integrated into one packaging. Next 5G product design trend is requiring small form factor and better thermal dissipation, original single side product is no larger on optimized solution with larger package size, expensive coreless substrate structure stacked via, in order to accommodate product electrical and characteristic requirement. Considering market driving force toward high performance and lower package cost, double side system in package (SiP) structure is able to realize and fulfill form factor and product characteristic requirement. On this paper, double side SiP package platform will use dual side Surface Mount Technology (SMT) technology and double side molding structure to form outline and also shrink the overall package size. The calculation of package thermal performance can be enhance around 30% and package size can be shrunk around 4b% area, compared to single side SiP which package area could be reduced from 64 mm2 to 36 mm2. With form factor change, product simulation is becoming important in order to mitigate assembly risk. The package characterization are including warpage and thermal simulation. Table1 Basic information comparison for traditional SiP & double side SiP PKG By utilizing advanced package technology and material, such as high speed SMT placement, molding technology, specific copper substrate design and interconnect material integrating into system in package module which provided a unique opportunity to address cost, performance, and time-to-market advantages. The SiP is also a good package platform to consolidate heterogeneous chips. It could be future package trend to accommodate market demand. The SiP structure has proceed the typical reliability testing results as a verification method. Finally, this paper shows the suitable double side SiP structure which can be adopt in smart phone, IoT and wearable devices product application.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] HETEROGENEOUS AND HOMOGENEOUS PACKAGE INTEGRATION TECHNOLOGIES AT DEVICE AND SYSTEM LEVELS
    Tummala, Rao
    Nedumthakady, Nithin
    Ravichandran, Siddharth
    DeProspo, Bartlet
    Sundaram, Venkatesh
    [J]. 2018 PAN PACIFIC MICROELECTRONICS SYMPOSIUM (PAN PACIFIC), 2018,
  • [2] Heterogeneous System-Level Package Integration - Trends and Challenges
    Lee, Frank J. C.
    Wong, Mei
    Tzou, Jerry
    Yuan, Jonathan
    Chang, Daniel
    Rusu, Stefan
    [J]. 2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [3] Advanced System in Package Enabled by Wafer Level Heterogeneous Integration of Chiplets
    Bhattacharya, S.
    Lim, T. G.
    Ho, D.
    Chui, K. J.
    Zhang, X. W.
    Rotaru, M. D.
    Sajay, B. G.
    Chai, T. C.
    Chong, S. C.
    Li, H. Y.
    Lim, S.
    Wang, X. Y.
    Jong, M. C.
    Sekhar, V. N.
    Dutta, R.
    Rao, Vempati S.
    [J]. 2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [4] A Heterogeneous Integration Management for Semiconductor Package
    Fang, Jen-Kuang
    Fong, Cher-Min
    Lin, I-Ting
    Yang, Phu-Han
    Lu, Wen-Long
    Yang, Peng
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TAIWAN), 2020,
  • [5] Heterogeneous Integration of Double Side SiP for IoT and 5G Application
    Tsai, Mike
    Chiu, Ryan
    Tsai, Ming-fan
    He, Eric
    Yang, Erico
    Chang, Tim
    Chu, Frank
    Chen, J. Y.
    [J]. IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1038 - 1043
  • [6] Heterogeneous Integration of III-V on Silicon for System-in-Package Photonic Transceivers
    Fish, Gregory
    Koch, Brian R.
    Norberg, Erik J.
    Roth, Jonathon E.
    Ramaswamy, Anand
    Hutchinson, John
    Shin, Jae-Hyuk
    Fang, Alexander
    [J]. 2016 INTERNATIONAL SEMICONDUCTOR LASER CONFERENCE (ISLC), 2016,
  • [7] Passive and heterogeneous integration towards a Si-based System-in-Package concept
    Roozeboom, F
    Kemmeren, ALAM
    Verhoeven, JFC
    van den Heuvel, FC
    Klootwijk, J
    Kretschman, H
    Fric, T
    van Grunsven, ECE
    Bardy, S
    Bunel, C
    Chevrie, D
    LeCornec, F
    Ledain, S
    Murray, F
    Philippe, P
    [J]. THIN SOLID FILMS, 2006, 504 (1-2) : 391 - 396
  • [8] Is system in package the panacea for integration?
    Mak, TM
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2006, 23 (03): : 256 - 256
  • [9] THE CHALLENGE OF UNIVERSITY DATA INTEGRATION THROUGH COMMON INFORMATION SYSTEM IN HETEROGENEOUS ENVIRONMENT
    Odzic, Irena
    Protic, Jelica
    [J]. 3RD INTERNATIONAL CONFERENCE OF EDUCATION, RESEARCH AND INNOVATION (ICERI2010), 2010,
  • [10] Development of a millimeter wave system-on-a-package utilizing MCM integration
    Pham, A
    Laskar, J
    Krishnamurthy, V
    Bates, D
    Marcinkewicz, W
    Schmanski, B
    Piacente, P
    Sprinceanu, L
    [J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2000, : 277 - 280