共 50 条
- [1] A novel PWM scheme to eliminate common-mode voltage in three-level voltage source inverter [J]. PESC 98 RECORD - 29TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1 AND 2, 1998, : 269 - 274
- [4] Common-Mode Voltage Reduction with Two-Phase Modulation in Three-Level PWM Inverter [J]. 2013 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2013, : 5349 - 5354
- [7] Common-mode voltage mitigation of diode clamped three-level inverter [J]. Dianli Zidonghua Shebei/Electric Power Automation Equipment, 2018, 38 (01): : 66 - 73
- [8] Three-level inverter scheme with reduced power device count for an induction motor drive with common-mode voltage elimination [J]. IET Power Electron., 2008, 1 (84-92): : 84 - 92
- [9] A Three-Level Inverter based Direct Torque Control Scheme with Reduced Common-Mode Voltage for Induction Motor Drive [J]. 2017 IEEE INTERNATIONAL WIE CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (IEEE WIECON-ECE 2017), 2017, : 219 - 223
- [10] Modeling and Analysis of Zero Common-mode Voltage Modulation with Dead-Time for Three-Level Inverter [J]. 2020 THIRTY-FIFTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2020), 2020, : 2905 - 2911