A Novel Multilevel Inverter With Reduced Count of Power Switches

被引:0
|
作者
Naseem, Mohd Wajahatullah [1 ]
Mohod, Amit [1 ]
机构
[1] Prof Ram Meghe Coll Engn & Management, Dept Elect & Elect Engn, Badnera Amravati, India
关键词
Inverter; multilevel inverter; power switches; 37-levels; H-bridge; Cascaded inverter; TOPOLOGY; NUMBER; CONVERTER; SEQUENCE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a novel cascaded multilevel inverter topology is proposed for a single phase inverter. The inverter is composed of a series connection of the suggested basic unit and it generates only positive levels at its output. Hence an H-bridge is further added to the proposed basic unit. The proposed topology has the main advantage of reduction in the count of power switches and driver circuits required to drive them that helps to lower the cost and ultimately the overall installation space. The proposed structure also has less de voltage sources and driver circuits, when it is compared to the other inverter topologies. At the output voltage, the final inverter structure is able to produce all the voltage levels (positive as well as negative). The simulation is performed for verifying the operation of the inverter for a three cascaded stages of the basic unit that generates 37-levels at its output.
引用
收藏
页码:64 / 69
页数:6
相关论文
共 50 条
  • [21] Analysis and Implementation of a Novel Multilevel Inverter Structure Using Reduced Power Electronic Switches and DC Sources
    Rout, Rojalin
    Roy, Tapas
    Choudhury, Tanmoy Roy
    Nayak, Byamakesh
    Mishra, Banishree
    2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 3135 - 3139
  • [22] A novel cascaded multilevel boost converter fed multilevel inverter with reduced switch count
    Jayasudha, K.
    Vijayalakshmi, S.
    Marimuthu, M.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (12) : 2374 - 2391
  • [23] A Novel Structure of Switched Capacitor Multilevel Inverter with Reduced Device Count
    Debata, Sitakant
    Roy, Tapas
    Dasgupta, Abhijit
    Sadhu, Pradip Kumar
    2018 NATIONAL POWER ENGINEERING CONFERENCE (NPEC), 2018,
  • [24] A new generalized switched diode multilevel inverter topology with reduced switch count and voltage on switches
    Jagabar Sathik, M.
    Prabaharan, N.
    Ibrahim, S. A. A.
    Vijaykumar, K.
    Blaabjerg, Frede
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (04) : 619 - 637
  • [25] Design of 5-level Reduced Switches Count H-bridge Multilevel Inverter
    Kahwa, Almachius
    Obara, Hidemine
    Fujimoto, Yasutaka
    2018 IEEE 15TH INTERNATIONAL WORKSHOP ON ADVANCED MOTION CONTROL (AMC), 2018, : 41 - 46
  • [26] Cascaded Half-Bridge Multilevel Inverter with Reduced Number of Power Switches
    Jahan, Hossein Khoun
    Shotorbani, Amin Mohammadpour
    Abapour, Mehdi
    Zare, Kazem
    Blaabjerg, Frede
    Yang, Yongheng
    2018 IEEE 4TH SOUTHERN POWER ELECTRONICS CONFERENCE (SPEC), 2018,
  • [27] A new asymmetric dual source multilevel inverter topology with reduced power switches
    Prem, P.
    Sathik, Jagabar
    Sivaraman, P.
    Mathewsaran, A.
    Aleem, Shady H. E. Abdel
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2019, 42 (05) : 460 - 472
  • [28] New Single Phase Asymmetric Multilevel Inverter with Reduced Number of Power Switches
    Thiyagarajan, V
    Somasundaram, P.
    2017 INTERNATIONAL CONFERENCE ON POWER AND EMBEDDED DRIVE CONTROL (ICPEDC), 2017, : 219 - 222
  • [29] A Developed Single Phase Cascaded Multilevel Inverter with Reduced Number of Power Switches
    Wale, Sarala S.
    Patil, Sunil K.
    PROCEEDINGS OF THE 2017 IEEE SECOND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES (ICECCT), 2017,
  • [30] Novel Symmetric Hybrid Multilevel Inverter with Reduced Switch Count and Low Blocked Voltage by Power Transistors
    Hamidi, Mohammad
    Hamzeh, Mohsen
    2023 14TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE, PEDSTC, 2023,