Combining Associative Computing and Distributed Arithmetic methods for efficient implementation of multiple inner products

被引:0
|
作者
Guevorkian, David [1 ]
Yli-Pietila, Timo [2 ]
Liuha, Petri [2 ]
Egiazarian, Karen [1 ]
机构
[1] Tampere Univ Technol, PL 527, Tampere 33101, Finland
[2] Nokia Electr Ltd, Tampere 33720, Finland
关键词
Associative computing; associative processor; distributed arithmetic; inner product; matrix-vector arithmetic;
D O I
10.1117/12.911887
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many multimedia processing algorithms as well as communication algorithms implemented in mobile devices are based on intensive implementation of linear algebra methods, in particular, implying implementation of a large number of inner products in real time. Among most efficient approaches to perform inner products are the Associative Computing (ASC) approach and Distributed Arithmetic (DA) approach. In ASC, computations are performed on Associative Processors (ASP), where Content-Addressable memories (CAMs) are used instead of traditional processing elements to perform basic arithmetic operations. In the DA approach, computations are reduced to look-up table reads with respect to binary planes of inputs. In this work, we propose a modification of Associative processors that supports efficient implementation of the DA method. Thus, the two powerful methods are combined to further improve the efficiency of multiple inner product computation. Computational complexity analysis of the proposed method illustrates significant speed-up when computing multiple inner products as compared both to the pure ASC method and to the pure DA method as well as to other state-of the art traditional methods for inner product calculation.
引用
收藏
页数:17
相关论文
共 37 条
  • [21] Design and efficient FPGA implementation of an RGB to YCrCb color space converter using distributed arithmetic
    Bensaali, F
    Amira, A
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 991 - 995
  • [22] An efficient FPGA implementation of Gaussian mixture models-based classifier using distributed arithmetic
    Shi, Minghua
    Bermak, A.
    Chandrasekaran, S.
    Amira, A.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1276 - +
  • [23] An Efficient 256-Tap Parallel FIR Digital Filter Implementation Using Distributed Arithmetic Architecture
    Nandal, Amita
    Vigneswarn, T.
    Rana, Ashwani K.
    Dhaka, Arvind
    ELEVENTH INTERNATIONAL CONFERENCE ON COMMUNICATION NETWORKS, ICCN 2015/INDIA ELEVENTH INTERNATIONAL CONFERENCE ON DATA MINING AND WAREHOUSING, ICDMW 2015/NDIA ELEVENTH INTERNATIONAL CONFERENCE ON IMAGE AND SIGNAL PROCESSING, ICISP 2015, 2015, 54 : 605 - 611
  • [24] Efficient VLSI Architecture for Implementation of 1-D Discrete Wavelet Transform Based on Distributed Arithmetic
    Mahajan, Anurag
    Mohanty, Basant K.
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1195 - 1198
  • [25] Area and memory efficient tunable VLSI implementation of DWT filters for image decomposition using distributed arithmetic
    Chakraborty, Anirban
    Banerjee, Ayan
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2020, 107 (12) : 1913 - 1939
  • [26] FPGA design and implementation of an efficient FIR adaptive filter by adopting CSD based approximate distributed arithmetic architecture
    Vinitha, C. S.
    INTERNATIONAL JOURNAL OF MOBILE COMMUNICATIONS, 2024, 24 (02)
  • [27] An Efficient Class of Traub-Steffensen-Type Methods for Computing Multiple Zeros
    Kumar, Deepak
    Sharma, Janak Raj
    Cesarano, Clemente
    AXIOMS, 2019, 8 (02)
  • [28] Efficient data management for load balancing scientific applications in distributed computing environment with factoring methods
    Velusamy, V
    Banicescu, I
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 2381 - 2387
  • [29] Signal Processor Computer Accurate Scalar Products. Fast Methods Use the Inner Fixed-Point Arithmetic.
    Loges, Wolfgang
    Elektronik Munchen, 1986, 35 (26): : 49 - 50
  • [30] ASIC Implementation of Area-Efficient, High-Throughput 2-D IIR Filter Using Distributed Arithmetic
    Prashant Kumar
    Prabhat Chandra Shrivastava
    Manish Tiwari
    Amit Dhawan
    Circuits, Systems, and Signal Processing, 2018, 37 : 2934 - 2957