a-GIZO TFT neural modeling, circuit simulation and validation

被引:10
|
作者
Bahubalindruni, Pydi Ganga [1 ,2 ,5 ]
Tavares, Vitor Grade [1 ,2 ,5 ]
Barquinha, Pedro [3 ,4 ]
Duarte, Candido [1 ,2 ,5 ]
Cardoso, Nuno [1 ,2 ,5 ]
de Oliveira, Pedro Guedes [1 ,2 ,5 ]
Martins, Rodrigo [3 ,4 ]
Fortunato, Elvira [3 ,4 ]
机构
[1] Univ Porto, INESC TEC, P-4200465 Oporto, Portugal
[2] Univ Porto, Fac Engn, P-4200465 Oporto, Portugal
[3] Univ Nova Lisboa, FCT, Dept Ciencia Mat, CENIMAT I3N, P-2829516 Caparica, Portugal
[4] CEMOP UNINOVA, P-2829516 Caparica, Portugal
[5] INESC Porto, Oporto, Portugal
基金
欧洲研究理事会;
关键词
a-GIZO TFT modeling; MLP; RBF; LS-SVM; Artificial neural networks; Verilog-A; THIN-FILM TRANSISTORS; INDIUM-ZINC-OXIDE; PERFORMANCE; DIELECTRICS;
D O I
10.1016/j.sse.2014.11.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Development time and accuracy are measures that need to be taken into account when devising device models for a new technology. If complex circuits need to be designed immediately, then it is very important to reduce the time taken to realize the model. Solely based on data measurements, artificial neural networks (ANNs) modeling methodologies are capable of capturing small and large signal behavior of the transistor, with good accuracy, thus becoming excellent alternatives to more strenuous modeling approaches, such as physical and semi-empirical. This paper then addresses a static modeling methodology for amorphous Gallium-Indium-Zinc-Oxide - Thin Film Transistor (a-GIZO TFT), with different ANNs, namely: multilayer perceptron (MLP), radial basis functions (RBF) and least squares-support vector machine (LS-SVM). The modeling performance is validated by comparing the model outcome with measured data extracted from a real device. In case of a single transistor modeling and under the same training conditions, all the ANN approaches revealed a very good level of accuracy for large- and small-signal parameters (g(m) and g(d)), both in linear and saturation regions. However, in comparison to RBF and LS-SVM, the MLP achieves a very acceptable degree of accuracy with lesser complexity. The impact on simulation time is strongly related with model complexity, revealing that MLP is the most suitable approach for circuit simulations among the three ANNs. Accordingly, MLP is then extended for multiple TFTs with different aspect ratios and the network implemented in Verilog-A to be used with electric simulators. Further, a simple circuit (inverter) is simulated from the developed model and then the simulation outcome is validated with the fabricated circuit response. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:30 / 36
页数:7
相关论文
共 50 条
  • [21] Modeling inverter losses for circuit simulation
    Fratta, A
    Scapino, F
    PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, : 4479 - 4485
  • [22] Transistor Level Modeling for Circuit Simulation
    Gao Jin
    Duan Zhe-min
    Yin Xi-peng
    Gao Wei
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATION, ELECTRONICS AND AUTOMATION ENGINEERING, 2013, 181 : 513 - 517
  • [23] SIMULATION NETS, A SIMULATION MODELING AND VALIDATION TOOL
    TORN, AA
    SIMULATION, 1985, 45 (02) : 71 - 75
  • [24] GEM: A Generalized Memristor Device Modeling Framework Based on Neural Network for Transient Circuit Simulation
    Zhang, Yuhang
    He, Guanghui
    Tang, Kea-Tiong
    Li, Yongfu
    Wang, Guoxing
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (03) : 834 - 846
  • [25] New surface potential based poly-si TFT model for circuit simulation
    Tsuji, H.
    Kuzuoka, T.
    Kishida, Y.
    Shimizu, Y.
    Kirihara, M.
    Kamakura, Y.
    Morifuji, M.
    Shimizu, Y.
    Miyano, S.
    Taniguchi, K.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 862 - +
  • [26] VERSATILE NUMERICAL CIRCUIT FOR SIMULATION OF NEURAL NETWORKS
    PEIRIS, V
    HOCHET, B
    CORBAZ, G
    DECLERCQ, M
    PIGUET, S
    ARTIFICIAL NEURAL NETWORKS : JOURNEES DELECTRONIQUE 1989, 1989, : 313 - 322
  • [27] ANALYTICAL MODELING OF THE CMOS-LIKE A-SI-H TFT INVERTER CIRCUIT
    CHUNG, KY
    NEUDECK, GW
    BARE, HF
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (02) : 566 - 572
  • [28] Neural model of electrical devices for circuit simulation
    dos Santos, AL
    Romariz, ARS
    de Carvalho, PHP
    1997 SBMO/IEEE MTTS-S - INTERNATIONAL MICROWAVE AND OPTOELECTRONICS CONFERENCE, PROCEEDINGS, VOLS 1 AND 2, 1997, : 253 - 258
  • [29] Modeling Neural Circuit of Lower Urinary Tract
    Bushnell, Hunter
    Banks, Isabel
    Guntu, Vinay
    Glickert, Gregory
    Nair, Satish S.
    2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 647 - 650
  • [30] Application of neural networks for integrated circuit modeling
    Chen, Xi
    Wang, Gao-Feng
    Zhou, Wei
    Zhang, Qing-Lin
    Xu, Jiang-Feng
    ADVANCES IN NEURAL NETWORKS - ISNN 2006, PT 3, PROCEEDINGS, 2006, 3973 : 1304 - 1312