Coverage of formal properties based on a high-level fault model and functional ATPG

被引：8
|
作者：
Fummi, F [1 ]
Pravadelli, G [1 ]
Toto, F [1 ]
机构：
[1] Univ Verona, Dipartimento Informat, I-37100 Verona, Italy
来源：
ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS | 2005年
关键词：
D O I：
10.1109/ETS.2005.12
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The use of model checking to validate descriptions of digital systems lacks a coverage metrics. If the set of formal properties defined to prove the correctness of the design is incomplete, the verification can lead to a false sense of security. This paper refines, extends, and compares with other symbolic approaches, a methodology to estimate the incompleteness of formal properties, which exploits a high-level fault model and functional ATPG.
引用
收藏
页码：162 / 167
页数：6
相关论文
共 50 条
  • [31] Formal Modeling of Airborne Software High-Level Requirements Based on Knowledge Graph
    Wu, Wenjuan
    Ma, Dianfu
    Zhao, Yongwang
    Zhao, Xianqi
    KNOWLEDGE SCIENCE, ENGINEERING AND MANAGEMENT, KSEM 2014, 2014, 8793 : 258 - 269
  • [32] A co-design methodology based on formal specification and high-level estimation
    Carreras, C
    Lopez, JC
    Lopez, ML
    DelgadoKloos, C
    Martinez, N
    Sanchez, L
    FOURTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CO-DESIGN (CODES/CASHE '96), PROCEEDINGS, 1996, : 28 - 35
  • [33] High-level decision diagram based fault models for targeting FSMs
    Raik, Jaan
    Ubar, Raimund
    Viilukas, Taavi
    DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 353 - +
  • [34] Fault Diagnosis for High-Level Applications Based on Dynamic Bayesian Network
    Li, Zhiqing
    Cheng, Lu
    Qiu, Xue-song
    Wu, Li
    MANAGEMENT ENABLING THE FUTURE INTERNET FOR CHANGING BUSINESS AND NEW COMPUTING SERVICES, PROCEEDINGS, 2009, 5787 : 61 - 70
  • [35] A FORMAL APPROACH TO THE SCHEDULING PROBLEM IN HIGH-LEVEL SYNTHESIS
    HWANG, CT
    LEE, JH
    HSU, YC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (04) : 464 - 475
  • [36] Expressing High-Level Scientific Claims with Formal Semantics
    Bucur, Cristina-Iulia
    Kuhn, Tobias
    Ceolin, Davide
    van Ossenbruggen, Jacco
    PROCEEDINGS OF THE 11TH KNOWLEDGE CAPTURE CONFERENCE (K-CAP '21), 2021, : 233 - 240
  • [37] A formal verification method of scheduling in high-level synthesis
    Karfa, C.
    Mandal, C.
    Sarkar, D.
    Pentakota, S. R.
    Reade, Chris
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 71 - +
  • [38] A Synthesis-Agnostic Behavioral Fault Model for High Gate-Level Fault Coverage
    Karputkin, Anton
    Raik, Jaan
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1124 - 1127
  • [39] Operation net system: A formal design representation model for high-level synthesis of asynchronous systems based on transformations
    Yoo, DH
    Lee, DI
    Lee, JA
    APPLICATIONS AND THEORY OF PETRI NETS 2004, PROCEEDINGS, 2004, 3099 : 435 - 453
  • [40] The ATPG Conflict-Driven Scheme for High Transition Fault Coverage and Low Test Cost
    Chen, Zhen
    Xiang, Dong
    Yin, Boxue
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 146 - +
12345