Automated hardware design using genetic programming, VHDL, and FPGAs

被引:0
|
作者
Popp, RL [1 ]
Montana, DJ [1 ]
Gassner, RR [1 ]
Vidaver, G [1 ]
Iyer, S [1 ]
机构
[1] ALPHATECH Inc, Burlington, MA 01803 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this research we developed a completely automated approach to hardware design based on integrating three core technologies into one comprehensive system, namely, genetic programming (GP), VHSIC hardware description language (VHDL), and field programmable gate arrays (FPGAs). Our system uses an automated GP engine, as opposed to a human designer, to evolve a hardware design composed of one or more FPGAs that will maximally achieve an application's software requirements. Several variants of our system exist at this point in time. Other variants are currently under development. The focus of this paper is to describe our original system design and its most recent revision to date.
引用
收藏
页码:2184 / 2189
页数:6
相关论文
共 50 条
  • [21] Automated Coordination Strategy Design Using Genetic Programming for Dynamic Multipoint Dynamic Aggregation
    Gao, Guanqiang
    Mei, Yi
    Xin, Bin
    Jia, Ya-Hui
    Browne, Will N.
    IEEE TRANSACTIONS ON CYBERNETICS, 2022, 52 (12) : 13521 - 13535
  • [22] Automated Design of Genetic Programming Classification Algorithms for Financial Forecasting Using Evolutionary Algorithms
    Nyathi, Thambo
    Pillay, Nelishia
    THEORY AND PRACTICE OF NATURAL COMPUTING (TPNC 2018), 2018, 11324 : 201 - 214
  • [23] Automated design of both the topology and sizing of analog electrical circuits using genetic programming
    Koza, JR
    Bennett, FH
    Andre, D
    Keane, MA
    ARTIFICIAL INTELLIGENCE IN DESIGN '96, 1996, : 151 - 170
  • [24] Component Based Design using Constraint Programming for Module Placement on FPGAs
    Wold, Alexander
    Koch, Dirk
    Torresen, Jim
    2013 8TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2013,
  • [25] Integrating Digital Logic Design and Assembly Programming Using FPGAs in the Classroom
    Jones, William M.
    Larkins, D. Brian
    PROCEEDINGS OF THE 49TH ANNUAL ASSOCIATION FOR COMPUTING MACHINERY SOUTHEAST CONFERENCE (ACMSE '11), 2011, : 13 - 18
  • [26] Evolutionary calibration of sensors using genetic programming on evolvable hardware
    Seok, HS
    Zhang, BT
    PROCEEDINGS OF THE 2001 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2001, : 630 - 634
  • [27] Temporal rule discovery using genetic programming and specialized hardware
    Hetland, ML
    Saetrom, P
    APPLICATIONS AND SCIENCE IN SOFT COMPUTING, 2004, : 87 - 94
  • [28] VHDL design for hardware assistance of fractal image compression
    Erickson, AJ
    Shaaban, ME
    Hsu, KW
    Czernikowski, RS
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2001, 2001, 4310 : 320 - 329
  • [29] A Hybrid Genetic Programming Algorithm for Automated Design of Dispatching Rules
    Su Nguyen
    Mei, Yi
    Xue, Bing
    Zhang, Mengjie
    EVOLUTIONARY COMPUTATION, 2019, 27 (03) : 467 - 496
  • [30] Automated Feature Design for Numeric Sequence Classification by Genetic Programming
    Harvey, Dustin Y.
    Todd, Michael D.
    IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2015, 19 (04) : 474 - 489