Automated hardware design using genetic programming, VHDL, and FPGAs

被引：0

作者：

Popp, RL ^{[1
]}

Montana, DJ ^{[1
]}

Gassner, RR ^{[1
]}

Vidaver, G ^{[1
]}

Iyer, S ^{[1
]}

机构：

[1] ALPHATECH Inc, Burlington, MA 01803 USA

来源：

1998 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-5 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this research we developed a completely automated approach to hardware design based on integrating three core technologies into one comprehensive system, namely, genetic programming (GP), VHSIC hardware description language (VHDL), and field programmable gate arrays (FPGAs). Our system uses an automated GP engine, as opposed to a human designer, to evolve a hardware design composed of one or more FPGAs that will maximally achieve an application's software requirements. Several variants of our system exist at this point in time. Other variants are currently under development. The focus of this paper is to describe our original system design and its most recent revision to date.

引用

页码：2184 / 2189

页数：6

共 50 条

[1] Hardware realization of biological mechanisms using VHDL and FPGAs
Botros, N
Akaaboune, M
Alghazo, J
Alhreish, M
2000 INTERNATIONAL CONFERENCE ON MODELING AND SIMULATION OF MICROSYSTEMS, TECHNICAL PROCEEDINGS, 2000, : 233 - 236
[2] Hardware realization of Krawtchouk transform using VHDL modeling and FPGAs
Botros, NM
Yang, J
Feinsilver, P
Schott, R
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (06) : 1306 - 1312
[3] A Hardware Implementation of a Genetic Programming System Using FPGAs and Handel-C
Peter Martin
Genetic Programming and Evolvable Machines, 2001, 2 (4) : 317 - 343
[4] VHDL for hardware design - The softening of hardware design
Tomson, P
DR DOBBS JOURNAL, 1996, 21 (06): : 46 - +
[5] Automated optimum design of structures using genetic programming
Yang, YW
Soh, CK
COMPUTERS & STRUCTURES, 2002, 80 (18-19) : 1537 - 1546
[6] Automated Design of Genetic Programming Classification Algorithms Using a Genetic Algorithm
Nyathi, Thambo
Pillay, Nelishia
APPLICATIONS OF EVOLUTIONARY COMPUTATION (EVOAPPLICATIONS 2017), PT II, 2017, 10200 : 224 - 239
[7] Evolvable hardware using genetic programming
Nedjah, N
Mourelle, LD
INTELLIGENT DATA ENGINEERING AND AUTOMATED LEARNING, 2003, 2690 : 321 - 328
[8] An Automated Hardware/Software Co-Design Flow for Partially Reconfigurable FPGAs
Yousuf, Shaon
Gordon-Ross, Ann
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 30 - 35
[9] Automated design of heuristics for the container relocation problem using genetic programming
Durasevic, Marko
Dumic, Mateja
APPLIED SOFT COMPUTING, 2022, 130
[10] A novel single chip evolutionary hardware design using FPGAs
Slorach, CG
Sharman, KC
CONFIGURABLE COMPUTING: TECHNOLOGY AND APPLICATIONS, 1998, 3526 : 114 - 123

← 1 2 3 4 5 →