共 50 条
- [1] A VLSI architecture of EBCOT encoder for JPEG2000 [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 882 - 885
- [3] Efficient VLSI architecture for buffer used in EBCOT of JPEG2000 encoder [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4361 - 4364
- [4] Efficient pass-parallel architecture for EBCOT in JPEG2000 [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 773 - 776
- [5] JPEG2000 encoder architecture design with fast EBCOT algorithm [J]. 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 279 - 282
- [6] A high-performance parallel mode EBCOT encoder architecture design for JPEG2000 [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 213 - 216
- [7] Statistically optimized VLSI architecture for buffer for EBCOT in JPEG2000 encoder [J]. VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 185 - 192
- [9] VLSI architecture of EBCOT Tier-2 encoder for JPEG2000 [J]. 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 225 - 228
- [10] High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000 [J]. EURASIP Journal on Advances in Signal Processing, 2006