A cycle-efficient sample-parallel EBCOT architecture for JPEG2000 encoder

被引:0
|
作者
Xing, Z
Ye, Y
Xing, Q
Tao, W
Shen, HB
机构
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, it novel cycle-efficient sample-parallel architecture for EBCOT entropy encoder used in JPEG2000 is proposed The architecture consists of a pass-parallel context modeling unit capable of simultaneous processing of four samples, and a pipelined binary arithmetic coder running at double system clock rate to match the processing rate of the context modeling unit. Simulation results show that this design reduces processing time by more than 50% and 60% compared with the pass-parallel architectures in [1], [2] respectively, and is able to process a 512 x 512 grayscale image in approximately 0.005 second at 100MHz system clock rate.
引用
收藏
页码:386 / 389
页数:4
相关论文
共 50 条
  • [1] A VLSI architecture of EBCOT encoder for JPEG2000
    Liu, LB
    Li, DJ
    Zhang, L
    Wang, ZH
    Chen, HY
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 882 - 885
  • [2] Performance analysis and architecture design for parallel EBCOT encoder of JPEG2000
    Zhang, Yi-Zhen
    Xu, Chao
    Wang, Wen-Tao
    Chen, Liang-Bin
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (10) : 1336 - 1347
  • [3] Efficient VLSI architecture for buffer used in EBCOT of JPEG2000 encoder
    Gupta, AK
    Nooshabadi, S
    Taubman, D
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4361 - 4364
  • [4] Efficient pass-parallel architecture for EBCOT in JPEG2000
    Chiang, JS
    Lin, YS
    Hsieh, CY
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 773 - 776
  • [5] JPEG2000 encoder architecture design with fast EBCOT algorithm
    Tsai, TH
    Tsai, AT
    [J]. 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 279 - 282
  • [6] A high-performance parallel mode EBCOT encoder architecture design for JPEG2000
    Long, Y
    Zhang, CH
    Kurdahi, F
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 213 - 216
  • [7] Statistically optimized VLSI architecture for buffer for EBCOT in JPEG2000 encoder
    Gupta, AK
    Nooshabadi, S
    Montiel-Nelson, J
    [J]. VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 185 - 192
  • [8] High efficiency EBCOT with parallel coding architecture for JPEG2000
    Chiang, Jen-Shiun
    Chang, Chun-Hau
    Hsieh, Chang-Yo
    Hsia, Chih-Hsien
    [J]. EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2006, 2006 (1)
  • [9] VLSI architecture of EBCOT Tier-2 encoder for JPEG2000
    Liu, L
    Wang, ZH
    Chen, N
    Zhang, L
    [J]. 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 225 - 228
  • [10] High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000
    Jen-Shiun Chiang
    Chun-Hau Chang
    Chang-Yo Hsieh
    Chih-Hsien Hsia
    [J]. EURASIP Journal on Advances in Signal Processing, 2006