Fatigue of SMT solder joint including torsional curvature and chip location optimization

被引:5
|
作者
Guo, Q [1 ]
Zhao, M [1 ]
机构
[1] Shanghai Jiao Tong Univ, State Key Lab Vibrat Shock & Noise, Shanghai 200030, Peoples R China
关键词
location optimization; SMT; solder joint; torsional curvature; vibration fatigue;
D O I
10.1007/s00170-003-2044-9
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The objective is to find whether fatigue of the solder joint or the location of the chip is related to the curvature and torsional curvature when SMT solder joints are under vibration or shock condition. However, the torsional curvature is always omitted. In this paper the relationship of curvature and torsional curvature is argued, and it is found that the quantity of the curvature is closer to that of the torsional curvature and shows that omitting the torsional curvature is not accurate. Also, the fatigue of the solder joint including torsional curvature is obtained. One kind of SMT printed circuit board (PCB) used in aviation and spaceflight has been obtained to test its modes. According to the modal results, the location of the SMT assembly is not very suitable and the reliability of SMT solder joints will decrease, which will make an unreasonable catastrophe appear. Meanwhile, the location optimization including curvature and torsional curvature is considered and four areas are obtained in the PCB to locate the chip for increasing the fatigue of solder joints. In this paper the results obtained by assuming the PCB is simply supported in its four boundary. The other fixed condition will be calculated using a similar method.
引用
收藏
页码:887 / 895
页数:9
相关论文
共 44 条
  • [31] Thermal Induced Interface Mechanical Response Analysis of SMT Lead-Free Solder Joint and Its Adaptive Optimization
    Liu, Shaoyi
    Yan, Yuefei
    Zhou, Yijiang
    Han, Baoqing
    Wang, Benben
    Zhang, Daxing
    Xue, Song
    Wang, Zhihai
    Yu, Kunpeng
    Shi, Yu
    Wang, Congsi
    MICROMACHINES, 2022, 13 (06)
  • [32] Finite element simulation of double-layer BGA solder joints under torsional loading conditions and optimization of solder joint morphology parameters
    Wang, Zhuo
    Huang, Chunyue
    Li, Maolin
    Gong, Jinfeng
    Liao, Shuaidong
    Zhang, Huaiquan
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [33] Solder Joint Fatigue Life Prediction in Large Size and Low Cost Wafer-Level Chip Scale Packages
    Hsieh, Ming-Che
    Tzeng, Su-Lan
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 496 - 501
  • [34] Effect of finite element modeling techniques on solder joint fatigue life prediction of flip-chip BGA packages
    Fan, Xuejun
    Pei, Min
    Bhatti, Pardeep K.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 972 - +
  • [35] Flip chip solder joint fatigue analysis using 2D and 3D FE models
    Yeo, A
    Lee, C
    Pang, JHL
    THERMAL AND MECHANICAL SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS, 2004, : 549 - 555
  • [36] Optimization of design and manufacturing parameters for solder joint geometry and self-alignment in flip-chip technology
    Zhu, QN
    Wang, GZ
    Luo, L
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 554 - 558
  • [37] Thermo-mechanical analysis of solder joint fatigue and creep in a Flip Chip On Board package subjected to temperature cycling loading
    Pang, JHL
    Tan, TI
    Sitaraman, SK
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 878 - 883
  • [38] Joint case pack size and unpacking location optimization in a retail supply chain including product returns
    Zhao, Quanwu
    Tan, Kewei
    Du, Jianhui
    Van Woensel, Tom
    COMPUTERS & INDUSTRIAL ENGINEERING, 2023, 182
  • [39] Thermal fatigue life time prediction of Sn-3.5 Ag lead-free solder joint for chip scale package
    Han, Xiao
    Ding, Han
    Sheng, Xinjun
    Zhang, Bo
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (09): : 1695 - 1700
  • [40] Board level thermal cycle reliability and solder joint fatigue life predictions of multiple stacked die chip scale package configurations
    Mitchell, D
    Zahn, B
    Carson, F
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 699 - 703