共 50 条
- [1] A Baseline-based BIST Design Model for Software Testability [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY AND MANAGEMENT SCIENCE (ITMS 2015), 2015, 34 : 1395 - 1399
- [2] Design for testability in hardware-software systems [J]. IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (03): : 79 - 87
- [3] Security in Design for Testability (DFT) [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 442 - 445
- [4] Testability-oriented hardware/software partitioning [J]. INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 725 - 731
- [7] Design for testability (DFT) for RSFQ circuits [J]. 2023 IEEE 41ST VLSI TEST SYMPOSIUM, VTS, 2023,
- [8] Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates [J]. CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 6): : 15231 - 15244
- [10] Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates [J]. Cluster Computing, 2019, 22 : 15231 - 15244